參數(shù)資料
型號: HY5DV641622AT-33
廠商: HYNIX SEMICONDUCTOR INC
元件分類: DRAM
英文描述: 64M(4Mx16) DDR SDRAM
中文描述: 4M X 16 DDR DRAM, 0.5 ns, PDSO66
封裝: 0.400 X 0.875 INCH, 0.65 MM PITCH, TSOP2-66
文件頁數(shù): 17/27頁
文件大小: 276K
代理商: HY5DV641622AT-33
Rev. 0.7/May. 02
17
HY5DV641622AT
MODE REGISTER SET (MRS)
The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length,
burst type, test mode, DLL reset. The mode register is program via MRS command. This command is issued by the low
signals of /RAS, /CAS, /CS, /WE and BA0. This command can be issued only when all banks are in idle state and CKE
must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to
write the data in mode register. During the the MRS cycle, any command cannot be issued. Once mode register field is
determined, the information will be held until resetted by another MRS command.
BA1
BA0
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
0
RFU
DR
TM
CAS Latency
BT
Burst Length
A2
A1
A0
Burst Length
Sequential
Interleave
0
0
0
Reserved
Reserved
0
0
1
2
2
0
1
0
4
4
0
1
1
8
8
1
0
0
Reserved
Reserved
1
0
1
Reserved
Reserved
1
1
0
Reserved
Reserved
1
1
1
Reserved
Reserved
A3
Burst Type
0
Sequential
1
Interleave
A6
A5
A4
CAS Latency
0
0
0
Reserved
0
0
1
Reserved
0
1
0
Reserved
0
1
1
3
1
0
0
4
1
0
1
Reserved
1
1
0
Reserved
1
1
1
Reserved
A7
Test Mode
0
Normal
1
Test
A8
DLL Reset
0
No
1
Yes
BA0
MRS Type
0
MRS
1
EMRS
相關(guān)PDF資料
PDF描述
HY5DV641622AT-36 64M(4Mx16) DDR SDRAM
HY5DV641622AT-4 64M(4Mx16) DDR SDRAM
HY5DV641622AT-5 64M(4Mx16) DDR SDRAM
HY5PS121621FP 512Mb DDR2 SDRAM
HY5PS121621FP-X 512Mb DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY5DV641622AT-36 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:64M(4Mx16) DDR SDRAM
HY5DV641622AT-4 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:64M(4Mx16) DDR SDRAM
HY5DV641622AT-5 制造商:SK Hynix Inc 功能描述:
HY5DV651622TC-G55 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM
HY5DV651622TC-G6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM