參數(shù)資料
型號: HY5DU12422ALT-X
廠商: Hynix Semiconductor Inc.
英文描述: 512Mb DDR SDRAM
中文描述: 產(chǎn)品512Mb DDR SDRAM
文件頁數(shù): 19/33頁
文件大?。?/td> 379K
代理商: HY5DU12422ALT-X
Rev. 0.0/Feb. 2003 19
HY5DU12422A(L)T
HY5DU12822A(L)T
HY5DU121622A(L)T
MODE REGISTER SET (MRS)
The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length,
burst type, test mode, DLL reset. The mode register is programed via MRS command. This command is issued by the
low signals of /RAS, /CAS, /CS, /WE and BA0. This command can be issued only when all banks are in idle state and
CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to
write the data in mode register. During the MRS cycle, any command cannot be issued. Once mode register field is
determined, the information will be held until resetted by another MRS command.
BA1
BA0
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
0
RFU
DR
TM
CAS Latency
BT
Burst Length
A2
A1
A0
Burst Length
Sequential
Interleave
0
0
0
Reserved
Reserved
0
0
1
2
2
0
1
0
4
4
0
1
1
8
8
1
0
0
Reserved
Reserved
1
0
1
Reserved
Reserved
1
1
0
Reserved
Reserved
1
1
1
Reserved
Reserved
A3
Burst Type
0
Sequential
1
Interleave
A6
A5
A4
CAS Latency
0
0
0
Reserved
0
0
1
Reserved
0
1
0
2
0
1
1
3
1
0
0
Reserved
1
0
1
Reserved
1
1
0
2.5
1
1
1
Reserved
A7
Test Mode
0
Normal
1
Test
A8
DLL Reset
0
No
1
Yes
BA0
MRS Type
0
MRS
1
EMRS
相關(guān)PDF資料
PDF描述
HY5DU12422AT-X 512Mb DDR SDRAM
HY5DU12822A 512Mb DDR SDRAM
HY5DU12822ALT-X 512Mb DDR SDRAM
HY5DU12822AT-X 512Mb DDR SDRAM
HY5DU121622CTP 512Mb(32Mx16) GDDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY5DU12422AT 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR SDRAM
HY5DU12422AT-H 制造商:SK Hynix Inc 功能描述:128M X 4 DDR DRAM, 0.75 ns, PDSO66
HY5DU12422AT-X 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR SDRAM
HY5DU12422B 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR SDRAM
HY5DU12422BLT 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR SDRAM