參數(shù)資料
型號(hào)： HT48E06
廠商： Holtek Semiconductor Inc.
英文描述： 8-Bit I/O Type MCU (With EEPROM)
中文描述： 8位I / O型微控制器（帶EEPROM）
文件頁(yè)數(shù)： 11/43頁(yè)
文件大小： 346K
代理商： HT48E06
HT48E06
Rev. 0.00
11
January 12, 2004
Preliminary
tem clock is stopped, the oscillator still works within a
period of 65 s at 5V. The WDT oscillator can be dis-
abled by options to conserve power.
Watchdog Timer
WDT
The WDT clock source is implemented by a dedicated
RC oscillator (WDT oscillator), instruction clock (system
clock divided by 4), determines the options. This timer is
designedtopreventasoftwaremalfunctionorsequence
from jumping to an unknown location with unpredictable
results. The Watchdog Timer can be disabled by op-
tions. If the Watchdog Timer is disabled, all the execu-
tions related to the WDT result in no operation.
Once the internal WDT oscillator (RC oscillator with a
period of 65 s at 5V normally) is selected, it is first di-
vided by 256 (8-stage) to get the nominal time-out pe-
riod of 16.6ms at 5V. This time-out period may vary with
temperatures, VDD and process variations. By invoking
the WDT prescaler, longer time-out periods can be real-
ized. Writing data to WS2, WS1, WS0 (bit 2, 1, 0 of the
WDTS) can give different time-out periods. If WS2, WS1,
andWS0areallequalto1,thedivisionratioisupto1:128,
andthemaximumtime-outperiodis2.2sat5V.IftheWDT
oscillator is disabled, the WDT clock may still come from
the instruction clock and operates in the same manner ex-
cept that in the HALT state the WDT may stop counting
and lose its protecting purpose. In this situation the logic
can only be restarted by an external logic. The high nibble
and bit 3 of the WDTS are reserved for user s defined
flags,whichcanbeusedtoindicatesomespecifiedstatus.
If the device operates in a noisy environment, using the
on-chip RC oscillator (WDT OSC) is strongly recom-
mended, since the HALT will stop the system clock.
WS2
WS1
WS0
Division Ratio
0
0
0
1:1
0
0
1
1:2
0
1
0
1:4
0
1
1
1:8
1
0
0
1:16
1
0
1
1:32
1
1
0
1:64
1
1
1
1:128
WDTS Register
The WDT overflow under normal operation will initialize
a chip reset and set the status bit TO . But in the
HALT mode, the overflow will initialize a warm reset
and only the PC and SP are reset to zero. To clear the
contents of WDT (including the WDT prescaler), three
methods are adopted; external reset (a low level to
RES), software instruction and a
HALT
instruction.
The software instruction includes CLR WDT and the
other set
two types of instruction, only one can be active depend-
CLR WDT1 and CLR WDT2 . Of these
ing on the option
CLR WDT times selection option . If
the CLR WDT is selected (i.e. CLRWDTtimes is equal
to one), any execution of the CLR WDT instruction will
clear the WDT. In the case that CLR WDT1 and CLR
WDT2 are chosen (i.e. CLRWDTtimes is equal to two),
these two instructions must be executed to clear the
WDT; otherwise, the WDTmay reset the chip as a result
of time-out.
Power Down Operation
HALT
The HALT mode is initialized by the HALT instruction
and results in the following:
The system oscillator will be turned off but the WDT
oscillator remains running (if the WDT oscillator is se-
lected).
The contents of the on chip RAM and registers remain
unchanged.
WDT and WDT prescaler will be cleared and re-
counted again (if the WDT clock is from the WDT os-
cillator).
All of the I/O ports maintain their original status.
The PDF flag is set and the TO flag is cleared.
The system can leave the HALT mode by means of an
external reset, an interrupt, an external falling edge sig-
nal on port A or a WDT overflow. An external reset
causes a device initialization and the WDToverflow per-
forms a warm reset . After the TO and PDF flags are
examined, the cause for chip reset can be determined.
The PDF flag is cleared by a system power-up or exe-
cuting the CLR WDT instruction and is set when exe-
cuting the HALT instruction. The TO flag is set if a
WDT time-out occurs, and causes a wake-up that only
resets the PC and SP; the others remain in their original
status.
,
( %
! #
=
4 ; A * (
# & ' (
!
; A * (
# & ' (
4 ; ( # ;
* %
; # & (
) ( * # '
!
(
Watchdog Timer
相關(guān)PDF資料
PDF描述
HT48E50 I/O Type 8-Bit MTP MCU With EEPROM
HT48R05A-1 8-Bit High Performance RISC-like OTP Microcontroller(8位、高性能、類似RISC、一次可編程微控制器，用于多I/O接口設(shè)備)
HT48R05A 8-Bit OTP Microcontroller
HT48R06A-1 8-Bit High Performance RISC-like OTP Microcontroller(8位、高性能、類似RISC、一次可編程微控制器，用于多I/O接口設(shè)備)
HT48R10A-1 8-Bit High Performance RISC-like Microcontroller Suitable for Multiple I/O Application(高性能、指令類似RISC的8位微控制器，用于多I/O接口設(shè)備)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HT48E10 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MTP MCU With EEPROM
HT48E10_0610 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MTP MCU With EEPROM
HT48E30 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MTP MCU With EEPROM
HT48E50 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MTP MCU With EEPROM
HT48E70 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MTP MCU With EEPROM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*