
988
HS-82C55ARH
Operating Modes
MODE 2 (Strobed Bidirectional Bus I/O)
The functional configuration provides a means for communi-
cating with a peripheral device or structure on a single 8-bit
bus for both transmitting and receiving data (bidirectional
bus I/O). “Handshaking” signals are provided to maintain
proper bus flow discipline similar to MODE 1. Interrupt gen-
eration and enable/disable functions are also available.
Mode 2 Basic Functional Definitions:
Used in Group A only.
One 8-bit, bidirectional bus port (Port A) and a 5-bit control
port (Port C).
Both inputs and outputs are latched.
The 5-bit control port (Port C) is used for control and
status for the 8-bit, bidirectional bus port (Port A).
Bidirectional Bus I/O Control Signal Definition
INTR (Interrupt Request)
A high on this output can be used to interrupt the CPU for
both input or output operations. INTR will be set either by the
rising edge of ACK (INTE1 = 1) or the rising edge of STB
(INTE2 = 1). INTR will be reset by the falling edge of WR (if
previously set by the rising edge or ACK), the falling edge of
RD (if previously set by the rising edge of STB), or the falling
edge of WR when immediately following a low RD pulse or
the falling edge of RD when immediately following a low WR
pulse (if previously set by the rising edges of both ACK and
STB).
Output Operations
OBF (Output Buffer Full)
The OBF output will go “l(fā)ow” to indicate that the CPU has
written data out to Port A.
ACK (Acknowledge)
A “l(fā)ow” on this input enables the tri-state output buffer of Port
A to send out the data. Otherwise, the output buffer will be in
the high impedance state.
INTE 1 (The INTE Flip-Flop Associated with OBF)
Controlled by Bit Set/Reset of PC6.
Input Operations
STB (Strobe Input)
A “l(fā)ow” on this input loads data into the input latch.
IBF (Input Buffer Full F/F)
A “high” on this output indicates that data has been loaded
into the input latch.
INTE 2 (The INTE Flip-Flop Associated with IBF)
Controlled by Bit Set/Reset of PC4.
FIGURE 20. MODE CONTROL WORD
FIGURE 21. MODE 2 (BIDIRECTIONAL)
NOTE: Any sequence whereWR occurs beforeACK andSTB occurs
before RD is permissible.
FIGURE 22. MODE 2 (BIDIRECTIONAL)
D7 D6 D5 D4 D3 D2 D1 D0
1
CONTROL WORD
0
1/0 1/0 1/0
PC2 - PC0
1 = INPUT
0 = OUTPUT
PORT B
1 = INPUT
0 = OUTPUT
GROUP B MODE
0 = MODE 0
1 = MODE 1
INTE
2
PC7
PC6
PC3
PC2- PC0
WR
8
STB A
IBF A
INTR A
I/O
3
RD
PC7
PC6
OBF A
ACK A
INTE
1
PA7- PA0
WR
OBF
INTR
ACK
STB
IBF
PERIPHERAL
BUS
RD
DATA FROM PERI-
PHERAL TO
HS-82C55ARH
DATA FROM CPU
TO HS-82C55ARH
TWHOL
TSLIH
TKHOL
TKLKH
DATA FROM
HS-82C55ARH
TO PERIPHERAL
DATA FROM
HS-82C55ARH
TO CPU
TSLSH
TKLPV
TPVSH
TKHPX
TSHPX
TRHIL
Spec Number
518060