- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385393 > HS1-81C55RH-Q (INTERSIL CORP) Radiation Hardened 256 x 8 CMOS RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HS1-81C55RH-Q |
| 廠商： | INTERSIL CORP |
| 元件分類： | DRAM |
| 英文描述： | Radiation Hardened 256 x 8 CMOS RAM |
| 中文描述： | 256 X 8 MULTI-PORT SRAM, CDIP40 |
| 封裝： | SIDE BRAZED, CERAMIC, DIP-40 |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大?。?/td> | 122K |
| 代理商： | HS1-81C55RH-Q |
8
control signals for PA and PB by properly programming
the AD2 and AD3 bits of the C/S register.
When PC0 - PC5 is used as a control port, 3 bits are
assigned for Port A and 3 for Port B. The first bit is an
Interrupt that the HS-81C55RH and HS-81C56RH sends
out. The second is an output signal indicating whether the
buffer is full or empty, and the third is an input pin to
accept a strobe for the strobed input mode. (See Table 1).
When the ‘C’ port is programmed to either ALT3 or ALT4, the
control signals for PA and PB are initialized as follows:
Figure 6 shows how I/O Ports A and B are structured within
the HS-81C55RH and HS-81C56RH.
Note in the diagram that when the I/O ports are programmed
to be output ports, the contents of the output ports can still
be read by a READ operation when appropriately
addressed.
The outputs of the HS-81C55/56RH are “glitch-free”
meaning that you can write a “1” to a bit position that was
previously “1” and the level at the output pin will not change.
Note also that the output latch is cleared when the port
enters the input mode. the output latch cannot be loaded by
writing to the port if the port is in the input mode. The result
is that each time a port mode is changed from input to
output, the output pins will go low. When the HS-
81C55/56RH is RESET, the output latches are all cleared
and all 3 ports enter the input mode.
When in the ALT1 or ALT2 modes, the bits of Port C are
structured like the diagram above in the simple input or
output mode, respectively.
Reading from an input port with nothing connected to the
pins will provide unpredictable results.
CONTROL
INPUT MODE
OUTPUT MODE
BF
Low
Low
INTR
Low
High
STB
Input Control
Input Control
I/O ADDRESS
SELECTION
A7 A6 A5 A4 A3 A2 A1 A0
X
X
X
X
X
0
0
0
Interval Command/
Status Register
X
X
X
X
X
0
0
1
General Purpose I/O Port A
X
X
X
X
X
0
1
0
General Purpose I/O Port B
X
X
X
X
X
0
1
1
General Purpose I/O or
Control Port C
X
X
X
X
X
1
0
0
Low-Order 8 Bits of
Timer Count
X
X
X
X
X
1
0
1
High 6 Bits of Timer Count
and 2 Bits of Timer Mode
I/O Address must be qualified by CE = 1(81C56RH) or CE =
0(81C55RH) and IO/M = 1 in order to select the appropriate register.
X = Don’t Care
FIGURE 5. I/O PORT AND TIMER ADDRESSING SCHEME
HS-81C55RH, HS-81C56RH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HS1-81C56RH-8 | Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-Q | Radiation Hardened 256 x 8 CMOS RAM |
| HS1100 | RELATIVE HUMIDITY SENSOR |
| HS1101 | RELATIVE HUMIDITY SENSOR |
| HS13 | HIGH EFFICIENCY RECTIFIERS(1.0A,50-400V) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HS1-81C56RH | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-8 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-Q | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 256 x 8 CMOS RAM |
| HS1820A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| HS1820B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。