- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385392 > HS-565ARH-T (Intersil Corporation) Radiation Hardened High Speed, Monolithic Digital-to-Analog Converter(抗輻射高速數(shù)模轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HS-565ARH-T |
| 廠商： | Intersil Corporation |
| 英文描述： | Radiation Hardened High Speed, Monolithic Digital-to-Analog Converter(抗輻射高速數(shù)模轉(zhuǎn)換器) |
| 中文描述： | 輻射硬化高速，單片數(shù)字模擬轉(zhuǎn)換器（抗輻射高速數(shù)模轉(zhuǎn)換器） |
| 文件頁數(shù)： | 4/6頁 |
| 文件大?。?/td> | 108K |
| 代理商： | HS-565ARH-T |
4
Calibration
Calibration provides the maximum accuracy from a
converter by adjusting its gain and offset errors to zero, For
the HS-565ARH-T, these adjustments are similar whether
the current output is used, or whether an external op amp is
added to convert this current to a voltage. Refer to Table 7
for the voltage output case, along with Figure 1 or 2.
Calibration is a two step process for each of the five output
ranges shown in Table 1. First adjust the negative full scale
(zero for unipolar ranges). This is an offset adjust which
translates the output characteristic, i.e., affects each code by
the same amount.
Next adjust positive f
S
. This is a gain error adjustment, which
rotates the output characteristic about the negative f
S
value.
For the bipolar ranges, this approach leaves an error at the
zero code, whose maximum values is the same as for
integral nonlinearity error. In general, only two values of
output may be calibrated exactly; all others must tolerate
some error. Choosing the extreme end points (plus and
minus full scale) minimizes this distributed error for all other
codes.
Settling Time
This is a challenging measurement, in which the result
depends on the method chosen, the precision and quality of
test equipment and the operating configuration of the DAC
(test conditions). As a result, the different techniques in use
by converter manufacturers can lead to consistently different
results. An engineer should understand the advantage and
limitations of a given test method before using the specified
settling time as a basis for design.
The approach used for several years at Intersil calls for a
strobed comparator to sense final perturbations of the DAC
output waveform. This gives the LSB a reasonable
magnitude (814mV for the HS-565ARH-T, which provides
the comparator with enough overdrive to establish an
accurate
±
0.50 LSB window about the final settled value.
Also, the required test conditions simulate the DACs
environment for a common application - use in a successive
approximation A/D converter. Considerable experience has
shown this to be a reliable and repeatable way to measure
settling time.
The usual specification is based on a 10V step, produced by
simultaneously switching all bits from off-to-on (t
ON
) or on-
to-off (t
OFF
). The slower of the two cases is specified, as
measured from 50% of the digital input transition to the final
entry within a window of
±
0.50 LSB about the settled value.
Four measurements characterize a given type of DAC:
(Cases (b) and (c) may be eliminated unless the overshoot
exceeds 0.50 LSB). For example, refer to Figures 3A and 3B
for the measurement of case (d).
Procedure
As shown in Figure 3B, settling time equals t
X
plus the
comparator delay (t
D
= 15ns). To measure t
X
:
Adjust the delay on generator number 2 for a t
X
of several
microseconds. This assures that the DAC output has
settled to its final wave
Switch on the LSB (+5V)
Adjust the VLSB supply for 50% triggering at
COMPARATOR OUT. This is indicated by traces of equal
brightness on the oscilloscope display as shown in Figure
3B. Note DVM reading
Switch to LSB to Pulse (P)
Readjust the VLSB supply for 50% triggering as before,
and note DVM reading. One LSB equals one tenth the
difference in the DVM readings noted above
Adjust the VLSB supply to reduce the DVM reading by 5
LSBs (DVM reads 10X, so this sets the comparator to
sense the final settled value minus 0.50 LSB). Comparator
output disappears
Reduce generator number 2 delay until comparator output
reappears, and adjust for “equal brightness”
Measure t
X
from scope as shown in Figure 3B. Settling
time equals t
X
+ t
D
, i.e., t
X
+ 15ns
(a) t
ON
, to final value +0.50 LSB
(b) t
ON
, to final value -0.50 LSB
(c) t
OFF
, to final value +0.50 LSB
(d) OFF, to final value -0.50 LSB
TABLE 1. OPERATING MODES AND CALIBRATION
MODE
CIRCUIT CONNECTIONS
PIN 10
TO
VO
CALIBRATION
OUTPUT
RANGE
0 to +10V
PIN 11
TO
Pin 10
RESISTOR
(R)
1.43K
APPLY
INPUT CODE
All 0’s
All 1’s
All 0’s
All 1’s
ADJUST
R1
R2
R1
R2
TO SET VO
0V
+9.99756V
0V
+4.99878V
Unipolar (See Figure 1)
0 to +5V
VO
Pin 9
1.1K
HS-565ARH-T
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HS-6617RH | Radiation Hardened 2K x 8 CMOS PROM |
| HS-6664RH | Radiation Hardened 8K x 8 CMOS PROM |
| HS-801 | ECL |
| HS-807 | ECL |
| HS-809 | ECL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HS-565BEH | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened High Speed, Monolithic Digital-to-Analog Converter |
| HS-565BRH | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened High Speed, Monolithic Digital-to-Analog Converter |
| HS-565BRH_12 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened High Speed, Monolithic Digital-to-Analog Converter |
| HS5682-3 | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| HS-56V | 制造商:Triad Magnetics 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。