參數(shù)資料
型號(hào)： HMP8117CNZ
廠商： INTERSIL CORP
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： NTSC/PAL Video Decoder
中文描述： COLOR SIGNAL DECODER, PDSO80
封裝： PLASTIC, MS-022GB-1, MQFP-80
文件頁數(shù)： 35/45頁
文件大?。?/td> 552K
代理商： HMP8117CNZ
35
FN4643.3
April 19, 2007
TABLE 51. WSS_CRC_EVEN DATA REGISTER
SUB ADDRESS = 29
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-6
Reserved
00
B
5-0
Even Field
WSS CRC Data
If even field WSS is enabled and present during NTSC operation, this register is loaded with the
six bits of CRC information on line 283. It is always a “000000” during PAL operation. Data written
to this register is ignored.
000000
B
TABLE 52. START H_BLANK LSB REGISTER
SUB ADDRESS = 30
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Assert BLANK
Output Signal
This 8-bit register is cascaded with Start H_BLANK High Register to form a 10-bit start horizontal
blank REGISTER. It specifies the horizontal count (in 1x clock cycles) at which to assert BLANK
each scan line. Bit 0 is always a “0”, so the start of horizontal blanking may only be done with two
pixel resolution. The leading edge of HSYNC is count 000
H
.
4A
H
TABLE 53. START H_BLANK MSB REGISTER
SUB ADDRESS = 31
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-10
Reserved
000000
B
9-8
Assert BLANK
Output Signal
This 2-bit register is cascaded with Start H_BLANK Low Register to form a 10-bit start horizontal
blank register. It specifies the horizontal count (in 1x clock cycles) at which to assert BLANK each
scan line. The leading edge of HSYNC is count 000
H
.
11
B
TABLE 54. END H_BLANK REGISTER
SUB ADDRESS = 32
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Negate BLANK
Output Signal
This 8-bit register specifies the horizontal count (in 1x clock cycles) to negate BLANK each scan
line. For proper operation, bit 0 must always be set to “0”; therefore, the end of horizontal
blanking may only set with two pixel resolution. If bit 0 is set to “1”, the chroma/luma output data
may be swapped. The leading edge of HSYNC is count 000
H
.
7A
H
TABLE 55. START V_BLANK LSB REGISTER
SUB ADDRESS = 33
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Assert BLANK
Output Signal
This 8-bit register is cascaded with Start V_BLANK High Register to form a 9-bit start vertical
blank register. It specifies the line number to assert BLANK each field.
For NTSC operation, it occurs on line (n + 5) on odd fields and line (n + 268) on even fields. For
PAL operation, it occurs on line (n + 5) on odd fields and line (n + 318) on even fields.
02
H
TABLE 56. START V_BLANK MSB REGISTER
SUB ADDRESS = 34
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-9
Reserved
0000000
B
8
Assert BLANK
Output Signal
This 1-bit register is cascaded with Start V_BLANK Low Register to form a 9-bit start vertical
blank register.
1
B
HMP8117
相關(guān)PDF資料
PDF描述
HMP8156ACNZ NTSC/PAL Encoders
HMP8170EVAL1 NTSC/PAL Video Encoder
HOS-050 Fast Settling Video Operational Amplifier
HOS-050A RES,Carbon Film,110Ohms,350WV,5+/-% Tol
HOS-050C RES,Carbon Film,22Ohms,350WV,5+/-% Tol
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HMP8154 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Encoders
HMP8154_05 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Encoders
HMP8154CN 制造商:Rochester Electronics LLC 功能描述:- Bulk
HMP8154EVAL1 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Encoders
HMP8156 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Encoder
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*