- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370636 > HM62W8511HCLJP-10 (Renesas Technology Corp.) BOX 5.0X1.85X1.0 W/CLP BLK PDF資料下載
參數(shù)資料
| 型號(hào)： | HM62W8511HCLJP-10 |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | BOX 5.0X1.85X1.0 W/CLP BLK |
| 中文描述： | 4分高速SRAM（512 - KWord的× 8位） |
| 文件頁(yè)數(shù)： | 7/13頁(yè) |
| 文件大?。?/td> | 63K |
| 代理商： | HM62W8511HCLJP-10 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
HM62W8511HI Series
7
Write Cycle
HM62W8511HI
-15
Parameter
Symbol
Min
Max
Unit
Notes
Write cycle time
t
WC
t
AW
t
CW
t
WP
t
AS
t
WR
t
DW
t
DH
t
OW
t
OHZ
t
WHZ
15
—
ns
Address valid to end of write
10
—
ns
Chip select to end of write
10
—
ns
9
Write pulse width
10
—
ns
8
Address setup time
0
—
ns
6
Write recovery time
0
—
ns
7
Data to write time overlap
7
—
ns
Data hold from write time
0
—
ns
Write disable to output in low-Z
3
—
ns
1
Output disable to output in high-Z
—
7
ns
1
Write enable to output in high-Z
Note: 1. Transition is measured
±
200 mV from steady voltage with Load (B). This parameter is sampled
and not 100% tested.
2. Address should be valid prior to or coincident with
CS
transition low.
3.
WE
and/or
CS
must be high during address transition time.
4. if
CS
and
OE
are low during this period, I/O pins are in the output state. Then, the data input
signals of opposite phase to the outputs must not be applied to them.
5. If the
CS
low transition occurs simultaneously with the
WE
low transition or after the
WE
transition,
output remains a high impedance state.
6. t
AS
is measured from the latest address transition to the later of
CS
or
WE
going low.
7. t
WR
is measured from the earlier of
CS
or
WE
going high to the first address transition.
8. A write occurs during the overlap of a low
CS
and a low
WE
. A write begins at the latest transition
among
CS
going low and
WE
going low. A write ends at the earliest transition among
CS
going
high and
WE
going high. t
WP
is measured from the beginnig of write to the end of write.
9. t
CW
is measured from the later of
CS
going low to the the end of write.
—
7
ns
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM62W8511HCLJP-12 | BOX 5.0X1.85X1.0 W/CLP GRY |
| HM62W8511H | 4M High Speed SRAM (512-kword ×8-bit)(4M高速靜態(tài)RAM(512k字 ×8位)) |
| HM62W8512BI | 4 M SRAM (512-kword×8-bit)(4 M 靜態(tài)RAM(512k字×8位)) |
| HM62W8512BLTT-7UL | Octal Buffer/Driver With Open-Collector Outputs 20-PDIP -40 to 85 |
| HM62W8512BLFP-5 | 4 M SRAM (512-kword x 8-bit) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM62W8512BLFP-5 | 制造商:HITACHI 功能描述: |
| HM62W8512BLTTI7 | 制造商:Hitachi 功能描述: |
| HM-630 | 制造商:Black Box Corporation 功能描述:FACE PLATE:HM-STAINLESS |
| HM63021FP | 制造商:Panasonic Industrial Company 功能描述:IC |
| HM63021P-28 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field/Frame/Line Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。