- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370476 > HD74CDC587 (Hitachi,Ltd.) 3.3-V Phase-lock Loop Clock Driver with 3-state Outputs(3.3-V 鎖相環(huán)時鐘驅(qū)動器) PDF資料下載
參數(shù)資料
| 型號： | HD74CDC587 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 3.3-V Phase-lock Loop Clock Driver with 3-state Outputs(3.3-V 鎖相環(huán)時鐘驅(qū)動器) |
| 中文描述： | 3.3 - V相位鎖3環(huán)路時鐘驅(qū)動器狀態(tài)輸出（3.3 V的鎖相環(huán)時鐘驅(qū)動器） |
| 文件頁數(shù)： | 9/13頁 |
| 文件大?。?/td> | 79K |
| 代理商： | HD74CDC587 |
HD74CDC587
9
Timing requirements
Item
Symbol Min
Max
Unit
Test Conditions
Input clock frequency
f
clock
50
150
MHz
Input clock duty cycle
40
60
%
Stabilization time
*1
—
5
ms
OE
(negative edge) or
RESET
(positive edge)
—
5
After power up and CLKIN
Note:
1. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its
reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase
reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for
propagation delay and skew parameters given in the switching characteristics table are not
applicable.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74CDC857 | 3.3/2.5-V Phase-lock Loop Clock Driver |
| HD74CDCF2509B | 3.3-V Phase-lock Loop Clock Driver(3.3V鎖相環(huán)時鐘驅(qū)動器) |
| HD74CDCF2510B | 3.3-V Phase-lock Loop Clock Driver(3.3V鎖相環(huán)時鐘驅(qū)動器) |
| HD74CDCV857 | 2.5-V Phase-lock Loop Clock Driver |
| HD74HC00 | Quad 2-input NAND Gates(四2輸入與非門) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74CDCF2509BTEL | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74CDCF2510BTEL | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74CDCF2510BTEL-E | 制造商:Renesas Electronics Corporation 功能描述:PLL CLOCK DRIVERS - Tape and Reel |
| HD74CDCV857RTE | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74CDCV857RTE-E | 制造商:Renesas Electronics Corporation 功能描述:CLOCK GENERATOR - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。