- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370471 > HD66760 (Hitachi,Ltd.) 104 X 80-dot Graphics LCD Controller/Driver for 256 Colors PDF資料下載
參數(shù)資料
| 型號(hào)： | HD66760 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 104 X 80-dot Graphics LCD Controller/Driver for 256 Colors |
| 中文描述： | 104 × 80點(diǎn)圖形LCD控制器/驅(qū)動(dòng)器的256色 |
| 文件頁數(shù)： | 46/105頁 |
| 文件大?。?/td> | 653K |
| 代理商： | HD66760 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
HD66760
46
Serial Data Transfer (Clock synchronized serial interface)
Setting the IM2=Vcc and IM1=GND level allows standard clock synchronized serial data transfer, using the
chip select line (CS*), serial data line (SDA) and serial transfer clock line (SCL). For the clock synchronized
serial interface, the IM0/ID pin function uses an ID pin.
The HD66760 initiates clock synchronized serial data transfer by transferring the first byte at the falling edge
of CS* input. It ends clock synchronized serial data transfer the rising edge of CS* input.
The HD66760 is selected when the higher 6-bit slave address in the first byte transferred from the transmitting
device match the 6-bits device identification code assigned to the HD66760. The HD66760, when selected,
receive the subsequent data string. The lower 1-bit of the device identification code can be determined by the
ID pin. The upper five bits are fixed to 01110. Two different chip address must be assigned to a single
HD66760 because the seventh bit of the start byte is used as a register select bit (RS); that is, when RS=0, an
index can be written, and when RS=1, control register and GRAM data can be written or read from GRAM.
Read or write is selected according to the eighth bit of the start byte (R/W bit). The data is received when the
R/W bit is 0, and is transmitted when the R/W bit is 1.
After receiving the start byte, the HD66760 receives the subsequent data as an HD66760 index or as GRAM
data.
Five bytes of GRAM read data after the start byte are invalid. The HD66760 start to read correct GRAM data
from sixth byte.
Table 30a Start Byte Format
Transfer Bit
S
1
2
3
4
5
6
7
8
Start byte format
Transfer start
Device ID code
RS
R/W
0
1
1
1
0
ID
Note:
ID bit is selected by the IM0/ID pin.
Table 30b RS and R/W bit function
RS
R/W
Function
0
0
Write index register to index
0
1
Reads status
1
0
Write control register or GRAM via write data register
1
1
Read GRAM via read data register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD66766R | 132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HD667A66R | 132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HD667B66R | 132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HD66780FH | LAMPS, STACKABLE INDICATOR |
| HD66780FS | Dot Matrix Liquid Crystal Display Controller and Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD66765 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:396-channel Segment Driver with Internal RAM for 4096-color Displays |
| HD66765TB0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:396-channel Segment Driver with Internal RAM for 4096-color Displays |
| HD66766 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current cosumption is increased for stabilizing internal amplifier. Technical Update/Device |
| HD66766R | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HD66773R | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:262,144-color, 132 x 176-dot Graphics Controller Driver for TFT LCD panels |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。