- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370429 > HB52E169E12 (Hitachi,Ltd.) 128 MB Registered SDRAM DIMM(128 MB 寄存同步DRAM DIMM) PDF資料下載
參數(shù)資料
| 型號(hào)： | HB52E169E12 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 128 MB Registered SDRAM DIMM(128 MB 寄存同步DRAM DIMM) |
| 中文描述： | 128 MB的注冊(cè)SDRAM的內(nèi)存（128 MB的寄存同步的DRAM內(nèi)存） |
| 文件頁(yè)數(shù)： | 21/53頁(yè) |
| 文件大?。?/td> | 1737K |
| 代理商： | HB52E169E12 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)
HB52E169E12-F
21
Notes: 1. H: V
IH
. L: V
IL
.
×
: V
IH
or V
IL
.
The other combinations are inhibit.
2. An interval of t
DPL
is required between the final valid data input and the precharge command.
3. If t
RRD
is not satisfied, this operation is illegal.
4. Illegal for same bank, except for another bank.
5. Illegal for all banks.
6. NOP for same bank, except for another bank.
From PRECHARGE state, command operation
To [DESL], [NOP] or [BST]:
When these commands are executed, the SDRAM module enters the IDLE
state after t
RP
has elapsed from the completion of precharge.
From IDLE state, command operation
To [DESL], [NOP], [BST], [PRE] or [PALL]:
These commands result in no operation.
To [ACTV]:
The bank specified by the address pins and the ROW address is activated.
To [REF], [SELF]:
The SDRAM module enters refresh mode (auto-refresh or self-refresh).
To [MRS]:
The SDRAM module enters the mode register set cycle.
From ROW ACTIVE state, command operation
To [DESL], [NOP] or [BST]:
These commands result in no operation.
To [READ], [READ A]:
A read operation starts. (However, an interval of t
RCD
is required.)
To [WRIT], [WRIT A]:
A write operation starts. (However, an interval of t
RCD
is required.)
To [ACTV]:
This command makes the other bank active. (However, an interval of t
RRD
is required.) At-
tempting to make the currently active bank active results in an illegal command.
To [PRE], [PALL]:
These commands set the SDRAM module to precharge mode. (However, an interval
of t
RAS
is required.)
From READ state, command operation
To [DESL], [NOP]:
These commands continue read operations until the burst operation is completed.
Refresh
(auto-refresh)
H
L
L
L
L
L
L
L
L
×
H
H
H
H
L
L
L
L
×
H
H
L
L
H
H
L
L
×
H
L
H
L
H
L
H
L
×
×
×
BA, CA, A10 READ/READ A ILLEGAL*
5
BA, CA, A10 WRIT/WRIT A
BA, RA
ACTV
BA, A10
PRE, PALL
×
REF, SELF
MODE
MRS
DESL
NOP
BST
Enter IDLE after t
RC
Enter IDLE after t
RC
Enter IDLE after t
RC
ILLEGAL*
5
ILLEGAL*
5
ILLEGAL*
5
ILLEGAL
ILLEGAL
Current state
S
RE
CE
W
Address
Command
Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HB52E648EN | 512 MB Unbuffered SDRAM DIMM(512 MB 未緩沖同步DRAM DIMM) |
| HB52E649EN | 512 MB Unbuffered SDRAM DIMM(512 MB 未緩沖同步DRAM DIMM) |
| HB52E649E12 | THERMISTOR, NTC; Series:B575; Thermistor type:NTC; Resistance:10kR; Tolerance, resistance:+/-1%; Beta value:3450; Temperature, lower limit, beta value:0(degree C); Temperature, upper limit, beta value:100(degree C); Temp, op. RoHS Compliant: Yes |
| HB52E649E12-A6B | 512 MB Registered SDRAM DIMM 64-Mword 】 72-bit, 100 MHz Memory Bus, 1-Bank Module (18 pcs of 64 M 】 4 Components) PC100 SDRAM |
| HB52E649E12-B6B | 512 MB Registered SDRAM DIMM 64-Mword 】 72-bit, 100 MHz Memory Bus, 1-Bank Module (18 pcs of 64 M 】 4 Components) PC100 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HB52E169E1-B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HB52E169EN-B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HB52E328EM-A6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM |
| HB52E328EM-B6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM |
| HB52E329EM-A6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。