- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384360 > GT3200-JD (STANDARD MICROSYSTEMS CORP) Aluminum Electrolytic Radial Leaded General Purpose Capacitor; Capacitance: 33uF; Voltage: 16V; Case Size: 5x11 mm; Packaging: Bulk PDF資料下載
參數(shù)資料
| 型號： | GT3200-JD |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | Aluminum Electrolytic Radial Leaded General Purpose Capacitor; Capacitance: 33uF; Voltage: 16V; Case Size: 5x11 mm; Packaging: Bulk |
| 中文描述： | DATACOM, INTERFACE CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, 0.5 MM PITCH, TQFP-64 |
| 文件頁數(shù)： | 24/51頁 |
| 文件大?。?/td> | 1462K |
| 代理商： | GT3200-JD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
USB2.0 PHY IC
Revision 1.3 (10-05-04)
19
SMSC GT3200, SMSC USB3250
DATASHEET
7.2
System Clocking
This block connects to either an external 12MHz crystal or an external clock source and generates a
480MHz multi-phase clock. The clock is used in the CRC block to over-sample the incoming received
data, resynchronize the transmit data, and is divided down to a 30MHz or 60MHz version (CLKOUT)
which acts as the system byte clock. The PLL block also outputs a clock valid signal to the other parts
of the transceiver when the clock signal is stable. All UTMI signals are synchronized to the CLKOUT
output. The behavior of the CLKOUT is as follows:
■
Produce the first CLKOUT transition no later than 5.6ms after negation of SUSPENDN. The
CLKOUT signal frequency error is less than 10% at this time.
■
The CLKOUT signal will fully meet the required accuracy of ±500ppm no later than 1.4ms after the
first transition of CLKOUT.
In HS mode there is one CLKOUT cycle per byte time. The frequency of CLKOUT does not change
when the Macrocell is switched between HS to FS modes. In FS mode (8-bit mode) there are 5 CLK60
cycles per FS bit time, typically 40 CLK60 cycles per FS byte time. If a received byte contains a stuffed
Figure 7.1 Bidirectional 16-bit interface
DATAOUT[7:0
]
TXVALI
D
DATA[7:0]
DATAOUT[1
5
:8]
DATA[15:8]
RXVALID
H
VALID
H
DATAIN[7:0]
DATAIN[15:8]
DATAOUT[7:0
]
MU
X
SELB
A
B
TXVALID
H
DATABUS16_
8
1=1
6
-bit mode, 0=8-bit mode
TXVALID
Transceiver
Core
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GT3200-JN | USB2.0 PJY IC |
| GT3200-JV | USB2.0 PJY IC |
| GTF701-HS3 | 2-Line EMI-Filter with ESD -Protection |
| GTF701-HS3-GS08 | 2-Line EMI-Filter with ESD -Protection |
| GTO1200-2R | Snubber Capacitors, Dry Self-healing |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GT3200-JN | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB2.0 PJY IC |
| GT3200-JV | 制造商:Microchip Technology 功能描述:PHY 1-CH 12Mbps/480Mbps |
| GT3-2024SCF | 制造商:Hirose 功能描述: |
| GT3-2024SCF(70) | 制造商:Hirose 功能描述: |
| GT-32090-A0-PBN-C000 | 制造商:Marvell 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。