- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS1560A (Gennum Corporation) GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer PDF資料下載
參數(shù)資料
| 型號： | GS1560A |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
| 中文描述： | GS1560A/GS1561的HD - LINX進程- R的第二雙率解串器 |
| 文件頁數(shù)： | 68/80頁 |
| 文件大?。?/td> | 842K |
| 代理商： | GS1560A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
GS1560A/GS1561 Data Sheet
27360 - 8
September 2005
68 of 80
3.12 GSPI Host Interface
The GSPI, or Gennum Serial Peripheral Interface, is a 4-wire interface provided to
allow the host to enable additional features of the device and /or to provide
additional status information through configuration registers in the
GS1560A/GS1561.
The GSPI comprises a serial data input signal SDIN, serial data output signal
SDOUT, an active low chip select CS, and a burst clock SCLK. The burst clock
must have a duty cycle between 40% and 60%.
Because these pins are shared with the JTAG interface port, an additional control
signal pin JTAG/HOST is provided. When JTAG/HOST is LOW, the GSPI interface
is enabled.
When operating in GSPI mode, the SCLK, SDIN, and CS signals are provided by
the host interface. The SDOUT pin is a high-impedance output allowing multiple
devices to be connected in parallel and selected via the CS input. The interface is
illustrated in
Figure 3-9
.
All read or write access to the GS1560A/GS1561 is initiated and terminated by the
host processor. Each access always begins with a 16-bit command word on SDIN
indicating the address of the register of interest. This is followed by a 16-bit data
word on SDIN in write mode, or a 16-bit data word on SDOUT in read mode.
Figure 3-9: Gennum Serial Peripheral Interface (GSPI)
3.12.1 Command Word Description
The command word is transmitted MSB first and contains a read/write bit, nine
reserved bits and a 6-bit register address. Set R/W = '1' to read and R/W = '0' to
write from the GSPI.
Command words are clocked into the GS1560A/GS1561 on the rising edge of the
serial clock SCLK. The appropriate chip select, CS, signal must be asserted low a
minimum of 1.5ns (t
0
in
Figure 3-12
and
Figure 3-13
) before the first clock edge to
ensure proper operation.
Each command word must be followed by only one data word to ensure proper
operation.
SCLK
CS
SDOUT
SDIN
SCLK
CS
SDIN
SDOUT
Application Host
GS1560A / GS1561
相關PDF資料 |
PDF描述 |
|---|---|
| GS1560ACFE3 | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
| GS1561-CF | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
| GS1561-CFE3 | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
| GS1574A | GS1574A HD-LINX-R II Adaptive Cable Equalizer |
| GS1574ACNE3 | GS1574A HD-LINX-R II Adaptive Cable Equalizer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS1560A_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer |
| GS1560A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer |
| GS1560ACF | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1560ACFE3 | 制造商:Semtech Corporation 功能描述:Reclocking deserializer.Receiver for HD/SD/ASI w/ loop through. LQFP80 |
發(fā)布緊急采購，3分鐘左右您將得到回復。