- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS1560A (Gennum Corporation) GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer PDF資料下載
參數(shù)資料
| 型號(hào)： | GS1560A |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
| 中文描述： | GS1560A/GS1561的HD - LINX進(jìn)程- R的第二雙率解串器 |
| 文件頁數(shù)： | 67/80頁 |
| 文件大小： | 842K |
| 代理商： | GS1560A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
GS1560A/GS1561 Data Sheet
27360 - 8
September 2005
67 of 80
As described in
Data Through Mode on page 46
, the data bus outputs will be
forced to logic LOW if the device is set to operate in master mode but cannot
identify SMPTE TRS ID or DVB-ASI sync words in the input data stream.
3.11.5 Parallel Output Clock (PCLK)
The frequency of the PCLK output signal of the GS1560A/GS1561 is determined
by the output data format.
Table 3-16
below lists the possible output signal formats
and their corresponding parallel clock rates. Note that DVB-ASI output will always
be in 10-bit format, regardless of the setting of the 20bit/10bit pin.
Table 3-16: Parallel Data Output Format
Output Data Format
DOUT
[19:10]
DOUT
[9:0]
PCLK
Status / Control Signals*
20bit/
10bit
SD/HD
SMPTE_BYPASS
DVB_ASI
SMPTE MODE
20bit DEMULTIPLEXED SD
LUMA
CHROMA
13.5MHz
HIGH
HIGH
HIGH
LOW
10bit MULTIPLEXED SD
LUMA /
CHROMA
FORCED
LOW
27MHz
LOW
HIGH
HIGH
LOW
20bit DEMULTIPLEXED HD
LUMA
CHROMA
74.25 or
74.25/
1.001MHz
HIGH
LOW
HIGH
LOW
10bit MULTIPLEXED HD
LUMA /
CHROMA
FORCED
LOW
148.5 or
148.5/
1.001MHz
LOW
LOW
HIGH
LOW
DVB-ASI MODE
10bit DVB-ASI
DVB-ASI
DATA
FORCED
LOW
27MHz
HIGH
HIGH
LOW
HIGH
DVB-ASI
DATA
FORCED
LOW
27MHz
LOW
HIGH
LOW
HIGH
DATA-THROUGH MODE**
20bit DEMULTIPLEXED SD
DATA
DATA
13.5MHz
HIGH
HIGH
LOW
LOW
10bit MULTIPLEXED SD
DATA
FORCED
LOW
27MHz
LOW
HIGH
LOW
LOW
20bit DEMULTIPLEXED HD
DATA
DATA
74.25 or
74.25/
1.001MHz
HIGH
LOW
LOW
LOW
10bit MULTIPLEXED HD
DATA
FORCED
LOW
148.5 or
148.5/
1.001MHz
LOW
LOW
LOW
LOW
*NOTE1: Recall that SD/HD, SMPTE_BYPASS, and DVB_ASI are input control pins in slave mode to be set by the application layer, but are
output status signals set by the device in master mode.
**NOTE 2: Data-Through mode is only available in slave mode
Data Through Mode on page 46
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS1560ACFE3 | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
| GS1561-CF | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
| GS1561-CFE3 | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
| GS1574A | GS1574A HD-LINX-R II Adaptive Cable Equalizer |
| GS1574ACNE3 | GS1574A HD-LINX-R II Adaptive Cable Equalizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1560A_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer |
| GS1560A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer |
| GS1560ACF | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1560ACFE3 | 制造商:Semtech Corporation 功能描述:Reclocking deserializer.Receiver for HD/SD/ASI w/ loop through. LQFP80 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。