- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375997 > GE28F640W30T85 EEPROM|FLASH|4MX16|CMOS|BGA|56PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | GE28F640W30T85 |
| 英文描述： | EEPROM|FLASH|4MX16|CMOS|BGA|56PIN|PLASTIC |
| 中文描述： | 的EEPROM | FLASH動畫| 4MX16 |的CMOS | BGA封裝| 56PIN |塑料 |
| 文件頁數(shù)： | 48/91頁 |
| 文件大?。?/td> | 994K |
| 代理商： | GE28F640W30T85 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
1.8 Volt Intel
Wireless Flash Memory with 3 Volt I/O
48
Datasheet
When the device is operating in asynchronous page mode or asynchronous single word read mode,
WAIT is set to an “asserted” state as determined by CR[10]. See
Figure 21, “Page-Mode Read
Operation Waveform” on page 63
, and
Figure 19, “Asynchronous Read Operation Waveform” on
page 61
.
From a system perspective, the WAIT signal is in the asserted state (based on CR[10]) when the
device is operating in synchronous non-read-array mode (such as Read ID, Read Query, or Read
Status), or if the device is operating in asynchronous mode (CR[15]=1). In these cases, the system
software should ignore (mask) the WAIT signal, because it does not convey any useful information
about the validity of what is appearing on the data bus.
8.5
Data Hold (CR[9])
The Data Output Configuration bit (CR[9]) determines whether a data word remains valid on the
data bus for one or two clock cycles. The processor’s minimum data set-up time and the flash
memory’s clock-to-data output delay determine whether one or two clocks are needed.
A Data Output Configuration set at 1-clock data hold corresponds to a 1-clock data cycle; a Data
Output Configuration set at 2-clock data hold corresponds to a 2-clock data cycle. The setting of
this configuration bit depends on the system and CPU characteristics. For clarification, see
Figure
18, “Data Output Configuration with WAIT Signal Delay” on page 49
.
A method for determining this configuration setting is shown below.
To set the device at 1-clock data hold for subsequent reads, the following condition must be
satisfied:
t
CHQV (ns) +
t
DATA
(ns)
≤
One CLK Period (ns)
As an example, use a clock frequency of 54 MHz and a clock period of 25 ns. Assume the data
output hold time is one clock. Apply this data to the formula above for the subsequent reads:
20 ns + 4 ns
≤
25 ns
This equation is satisfied, and data output will be available and valid at every clock period. If t
DATA
is long, hold for two cycles.
During page-mode reads, the initial access time can be determined by the formula:
t
ADD-DELAY (ns) +
t
DATA
(ns)
+
t
AVQV
(ns)
CONDITION
WAIT
CE# = V
IH
CE# = V
IL
OE#
Tri-State
Active
No-Effect
Synchronous Array Read
Active
Synchronous Non-Array Read
Asserted
All Asynchronous Read and all Write
Asserted
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GF4435 | TRANSISTOR | MOSFET | P-CHANNEL | 30V V(BR)DSS | 8A I(D) | SO |
| GF4450 | TRANSISTOR | MOSFET | N-CHANNEL | 60V V(BR)DSS | 7.5A I(D) | SO |
| GF4800 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 9A I(D) | SO |
| GF4810 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 10A I(D) | SO |
| GF4936 | TRANSISTOR | MOSFET | MATCHED PAIR | N-CHANNEL | 30V V(BR)DSS | 5.8A I(D) | SO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GE28F800B3BA90 | 制造商:Intel 功能描述:NOR Flash, 512K x 16, 45 Pin, Plastic, BGA |
| GE28F800B3TA90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 Volt Advanced Boot Block Flash Memory |
| GE28F800C3BA70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced+ Boot Block Flash Memory (C3) |
| GE28F800C3BA90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced+ Boot Block Flash Memory (C3) |
| GE28F800C3BC70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced+ Boot Block Flash Memory (C3) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。