參數(shù)資料
型號： GCIXF440AC
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 71/128頁
文件大?。?/td> 1262K
代理商： GCIXF440AC
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
71
4.3.4
Packet Abortion
During the transfer of a received packet onto the IX Bus, the IXF1002 supports the ability to
prevent any further transfer of this packet. At any time during packet reception, the packet may be
dynamically discarded from the receive FIFO by asserting the rxabt signal during packet reading
while rxsel_l signal is asserted. Any subsequent packet loaded onto the receive FIFO is not affected
by rxabt assertion. The next FIFO access will access the new packet.
4.3.5
Network Reception
A packet received from the network is loaded to the receive FIFO. If the packet is received without
any error, it is transferred to the IX Bus. If an error occurs during reception, the packet is handled
according to the programming in the TX_RX_ERR register.
The IXF1002 may be programmed to work in two modes: reject the erroneous packet or accept it.
In both modes, the appropriate statistic counters will be updated (even if the packet was rejected
due to packet error or FIFO overflow), and any following packets will continue to be accepted and
loaded to the receive FIFO.
The following events are considered as reception errors:
FIFO overflow
CRC error
Short packet
Too long packet
GMII error
4.3.6
Rejecting Mode on Reception Errors
If a packet with a reception error is programmed to be rejected (zero in the relevant bit of the
TX_RX_ERR register). The IXF1002 discards the packet from the receive FIFO without affecting
previous packets that may still be in the receive FIFO. If the packet had not yet started to be
transferred on the IX Bus, it will be discarded without affecting IX Bus activity. If the packet had
already started to be transferred onto the IX Bus, or rxrdy was already asserted, the rxfail signal
will be asserted on the next FIFO access, indicating that the currently transferred packet was
discarded from the receive FIFO. Packet status will not be driven for such a packet.
4.3.7
Accepting Mode on Reception Errors
If a packet with a reception error is programmed to be accepted, (a 1 in the relevant bit of the
TX_RX_ERR register), it is transferred to the IX Bus as a regular packet. The event type is
reported in the packet status appended to the end of the packet, and in the transmit and receive
status register (TX_RX_STT).
相關PDF資料
PDF描述
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
GCK101 Analog IC
相關代理商/技術參數(shù)
參數(shù)描述
GCIXF440ACT 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述:
GCIXP1200EB 功能描述:IC NETWRK PROCESSR 200MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200FC 功能描述:IC NETWRK PROCESSR 232MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200GA 功能描述:IC MPU NETWORK 166MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200GB 功能描述:IC MPU NETWORK 200MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*