
82815 GMCH
R
Datasheet
139
Table 15. GMCH DRAM Address Mux Function
Address Usage
B
B
M
M
M
M
M
M
M
M
M
M
M
M
M
Tech
(Mb)
D
W
Row
Col
Bank
Mem
Size
(MB)
1
0
12
11
10
9
8
7
6
5
4
3
2
1
0
16
2M
8
11
9
1
16
X
11
X
X
[A]
22
21
20
19
18
17
16
15
14
13
X
11
X
X
PA
X
23
10
9
8
7
6
5
4
3
64
8M
8
12
9
2
64
12
11
X
24
[A]
22
21
20
19
18
17
16
15
14
13
12
11
X
X
PA
X
25
10
9
8
7
6
5
4
3
64
4M
16
12
8
2
32
12
11
X
24
[A]
22
21
20
19
18
17
16
15
14
13
12
11
X
X
PA
X
X
10
9
8
7
6
5
4
3
128
16M
8
12
10
2
128
12
11
X
24
[A]
22
21
20
19
18
17
16
15
14
13
12
11
X
X
PA
26
25
10
9
8
7
6
5
4
3
128
8M
16
12
9
2
64
12
11
X
24
[A]
22
21
20
19
18
17
16
15
14
13
12
11
X
X
PA
X
25
10
9
8
7
6
5
4
3
256
32M
8
13
10
2
256
12
11
27
24
[A]
22
21
20
19
18
17
16
15
14
13
12
11
X
X
PA
26
25
10
9
8
7
6
5
4
3
256
16M
16
13
9
2
128
12
11
26
24
[A]
22
21
20
19
18
17
16
15
14
13
12
11
X
X
PA
X
25
10
9
8
7
6
5
4
3
NOTES:
MA bit 10 at RAS time uses the XOR of Address bit 12 and Address bit 23
4.5.3.
DRAM Array Connectivity
Figure 6. DRAM Array Sockets
SCS[3:2]#
SCS[1:0]#
SCKE0
SCKE1
SRAS#
SCAS#
SWE#
SBS[1:0]
SMAA[12:8,3:0]
SMAA[7:4]
SMAB[7:4]#
SDQM[7:0]
SMD[63:0]
DIMM_CLK[3:0]
DIMM_CLK[7:4]
SMB_CLK
SMB_DATA
Note:
Min (16Mbit) 8MB
Max (64Mbit) 256MB
Max (128Mbit) 512MB
mem_dimm