參數(shù)資料
型號: FW82815
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù): 119/172頁
文件大?。?/td> 795K
代理商: FW82815
82815 GMCH
R
Datasheet
119
3.8.2.
MSR
I/O (and Memory Offset) Address: 3C2h
Write;
Default:
Access:
Size:
7
Miscellaneous Output
3CCh
Read
00h
See Address above
8 bits
2
1
0
Reserved
A0000h
BFFFFh
Acc En
Reserved
Bit
Descriptions
7:2
Reserved
1
A0000
BFFFFh Access Enable.
VGA Compatibility bit enables access to the display cache at
A0000h
BFFFFh. When disabled, accesses to system memory are blocked in this region (by not
asserting DEVSEL#). This bit does not block processor access to the video linear frame buffer at other
addresses.
0 = Prevent processor access to the display cache (default).
1 = Allow processor access to display cache.
0
Reserved
3.8.3.
GR06
I/O (and Memory Offset) Address:
Default:
Access:
Size:
7
Miscellaneous Register
3CFh (Index=06h)
0Uh (U=Undefined)
Read/Write
8 bits
4
3
2
1
0
Reserved
Memory Map Mode
Reserved
Bit
Description
7:4
Reserved
3:2
Memory Map Mode.
These 2 bits control the mapping of the VGA frame buffer into the processor
address space as follows:
00 = A0000h
BFFFFh
01 = A0000h
AFFFFh
10 = B0000h
B7FFFh
11 = B8000h
BFFFFh
Note: This function is both in standard VGA modes and in extended modes that do not provide linear
frame buffer accesses.
1:0
Reserved
相關(guān)PDF資料
PDF描述
FWA-25A10F Fuse
FWA-30A10F Fuse
FWA-35A21F Fuse
FWA-40A21F Fuse
FWA-45A21F Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82815 S L5NQ 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA
FW82815EM S L4MP 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M)
FW82815SL5NQ 制造商:Intel 功能描述:
FW828201CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
FW82840 S L3TA 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA