- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375872 > FPD33684B (National Semiconductor Corporation) Low Power, Low EMI, TFT-LCD Column Driver with RSDS⑩ Inputs, 64 Grayshades, and 384 Outputs for XGA/SXGA Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | FPD33684B |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Low Power, Low EMI, TFT-LCD Column Driver with RSDS⑩ Inputs, 64 Grayshades, and 384 Outputs for XGA/SXGA Applications |
| 中文描述： | 低功耗，低EMI，TFT - LCD的柱與⑩輸入?yún)^(qū)特別職務(wù)隊(duì)，64 Grayshades，和384的XGA輸出驅(qū)動(dòng)器/ SXGA應(yīng)用 |
| 文件頁(yè)數(shù)： | 9/16頁(yè) |
| 文件大?。?/td> | 233K |
| 代理商： | FPD33684B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Functional Description
(Continued)
When POL = L, odd numbered outputs (1, 3, 5, ...383) are
controlled by VGMA6 through VGMA10 and even numbered
outputs are controlled by VGMA1 through VGMA5. When
POL = H, odd numbered outputs are controlled by VGMA1
through VGMA5 and even numbered outputs are controlled
by VGMA6 through VGMA10.
RPI1/ RPI2
—
REPAIR INPUT 1 AND 2 (INPUT)
The input signal for the repair line buffers. These buffers are
optional and when not used, the input should be tied to
ground. The pin can be tied to ground through a local pin on
the TCP, eliminating the need to bring the repair amp inputs
or outputs off the TCP.
RPO1/ RPO2
—
REPAIR OUTPUT 1 AND 2 (OUTPUT)
The output of the repair line buffers. These outputs are
current buffered copies of their respective inputs.
UP
—
DATA SHIFT DIRECTION—UP OR DOWN (INPUT)
The UP pin controls the data shift direction. If UP is high then
data is shifted “up” from output 1 to output 384, ENIO1 is
configured as an input, and ENIO2 is an output. If UP is low
then data is shifted “down” from output 384 to output 1,
ENIO2 is an input, and ENIO1 is an output. The UP pin can
be tied either high or low through connection to a neighbor-
ing pin, eliminating the need to bring the pin off the package.
CSTIME
—
CHARGE SHARE TIME
The CSTIME pin allows the user to set the duration of
charge-sharing mode based on the panel capacitance and
resistance.
V
DD1
—
DIGITAL VOLTAGE SUPPLY
Positive supply voltage for the digital logic functions of the
driver.
V
DD2
—
ANALOG VOLTAGE SUPPLY
Positive supply voltage for the analog functions of the driver.
V
GMA1
–V
GMA10
—
RDAC REFERENCES (INPUTS)
The reference voltages to the upper and lower RDACs used
to control the inverse gamma transfer function of the driver.
Option - Any or all of the inputs V
GMA2
through V
GMA4
and
V
GMA7
through V
GMA9
can be left undriven (floating).
V
HBIAS
—
HIGH BIAS CURRENT VOLTAGE SUPPLY
Optional positive supply voltage that provides a constant
bias current to the output amplifiers to extend dynamic
range. When separately provided, V
must be 1.5V
greater than V
. When not separately provided, V
must be tied to V
DD2
. In this configuration, V
GMA1
must be
held at or below V
DD2
1.5V.
V
SS1
—
DIGITAL GROUND
Digital ground reference voltage.
V
SS2
—
ANALOG GROUND
Analog ground reference voltage.
F
www.national.com
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FPD48084 | LCD TV TFT-LCD Timing Controller with PPDS |
| FPD5W1KX | Avalanche Photodiode |
| FPD63310 | UNIVERSAL INTERFACE XGA PANEL TIMING CONTROLLER REDUCED SWING DIFFERENTIAL SIGNALING |
| FPD80200 | LCD TV TFT-LCD Timing Controller with PPDS⑩ Interface |
| FPD85308 | Panel Timing Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FPD4000AF | 制造商:FILTRONIC 制造商全稱:FILTRONIC 功能描述:4W PACKAGED POWER PHEMT |
| FPD4000AS | 制造商:FILTRONIC 制造商全稱:FILTRONIC 功能描述:2.5W PACKAGED POWER PHEMT |
| FPD4000V | 制造商:FILTRONIC 制造商全稱:FILTRONIC 功能描述:4W POWER PHEMT |
| FPD413 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| FPD470 | 制造商:Honeywell Sensing and Control 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。