參數(shù)資料
型號: EVAL-ADV739XFEZ
廠商: Analog Devices Inc
文件頁數(shù): 58/108頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADV739XFEZ
標(biāo)準(zhǔn)包裝: 1
系列: Advantiv®
主要目的: 視頻,視頻處理
嵌入式:
已用 IC / 零件: ADV7403
主要屬性: NTSC/PAL 數(shù)字視頻解碼器
次要屬性: 前端板,用于 ADV7390、ADV7391、ADV7392 和 ADV7393 編碼器背端板
已供物品:
Data Sheet
ADV7390/ADV7391/ADV7392/ADV7393
Rev. G | Page 53 of 108
is required. The active resolution is 640 × 480. For PAL
operation, an input clock of 29.5 MHz is required. The active
resolution is 768 × 576.
For CVBS and S-Video (Y-C) outputs, the SD subcarrier
frequency registers must be updated to reflect the input clock
frequency used in SD square pixel mode. The SD input standard
autodetection feature must be disabled in SD square pixel
mode. In square pixel mode, the timing diagrams shown in
Figure 64. Square Pixel Mode EAV/SAV Embedded Timing
Figure 65. Square Pixel Mode Active Pixel Timing
Y
C
r
Y
F
0
X
Y
8
0
1
0
8
0
1
0
F
0
F
A
B
A
B
A
B
8
0
1
0
8
0
1
0
F
0
X
Y
C
b
Y C
r
C
b
Y
C
b
Y
C
r
EAV CODE
SAV CODE
ANCILLARY DATA
(HANC)
4 CLOCK
272 CLOCK
1280 CLOCK
4 CLOCK
344 CLOCK
1536 CLOCK
END OF ACTIVE
VIDEO LINE
START OF ACTIVE
VIDEO LINE
ANALOG
VIDEO
INPUT PIXELS
NTSC/PAL M SYSTEM
(525 LINES/60Hz)
PAL SYSTEM
(625 LINES/50Hz)
Y
06234-
065
FIELD
PIXEL
DATA
PAL = 308 CLOCK CYCLES
NTSC = 236 CLOCK CYCLES
Cb
Y
Cr
Y
HSYNC
06234-
066
相關(guān)PDF資料
PDF描述
IMC0402ER1N8S INDUCTOR 1.8NH 0402
RBM18DCSI CONN EDGECARD 36POS DIP .156 SLD
VI-2TH-EX CONVERTER MOD DC/DC 52V 75W
A3CCH-2018M IDC CABLE - AKC20H/AE20M/AKC20H
IMC0402ER1N5S INDUCTOR 1.5NH 0402
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADV7400AEBM 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
EVAL-ADV7400EBM 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADV7400EBM-U2 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADV7401EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADV7401EBM 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk