參數(shù)資料
型號: EVAL-ADV739XFEZ
廠商: Analog Devices Inc
文件頁數(shù): 43/108頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADV739XFEZ
標準包裝: 1
系列: Advantiv®
主要目的: 視頻,視頻處理
嵌入式:
已用 IC / 零件: ADV7403
主要屬性: NTSC/PAL 數(shù)字視頻解碼器
次要屬性: 前端板,用于 ADV7390、ADV7391、ADV7392 和 ADV7393 編碼器背端板
已供物品:
ADV7390/ADV7391/ADV7392/ADV7393
Data Sheet
Rev. G | Page 4 of 108
Added Digital Input/Output Specifications—1.8 V Section and
Table 6 ................................................................................................ 7
Changes to MPU Port Timing Specifications Section,
Default Conditions ........................................................................... 7
Changes to Digital Timing Specifications—3.3 V Section and
Table 8 ................................................................................................ 8
Added Digital Timing Specifications—1.8 V Section and
Table 9 ................................................................................................ 9
Added Video Performance Specifications Section, Default
Conditions ....................................................................................... 10
Added Power Specifications Section, Default Conditions........ 10
Changes to Table 11........................................................................ 10
Changes to Figure 16...................................................................... 16
Changes to Table 12........................................................................ 17
Changes to Table 14, Pin 19 and Pin 1 Descriptions ................. 18
Changes to MPU Port Description Section ................................ 25
Changes to I2C Operation Section ............................................... 25
Added Table 15 ............................................................................... 25
Changes to Table 17........................................................................ 28
Changes to Table 19, 0x30 Bit Description ................................. 30
Changes to Table 27........................................................................ 37
Changes to Table 29, 0x8B Bit Description................................. 39
Changes to Table 30........................................................................ 40
Changes to Table 31........................................................................ 41
Added Table 32 ............................................................................... 42
Renamed Features Section to Design Features Section............. 48
Changes to ED/HD Nonstandard Timing Mode Section......... 48
Added the HD Interlace External HSYNC and VSYNC
Considerations Section.................................................................. 49
Changes to SD Subcarrier Frequency Lock, Subcarrier Reset,
and Timing Reset Section.............................................................. 49
Changes to Subaddress 0x8C to Subaddress 0x8F Section....... 51
Changes to Programming the FSC Section................................... 51
Changes to Subaddress 0x82, Bit 4 Section................................. 51
Added SD Manual CSC Matrix Adjust Feature Section............ 54
Added Table 47 ............................................................................... 55
Changes to Subaddress 0x9C to Subaddress 0x9F Section....... 56
Changes to Subaddress 0xBA Section.......................................... 56
Added Sleep Mode Section ........................................................... 65
Changes to Pixel and Control Port Readback Section .............. 66
Changes to Reset Mechanisms Section ....................................... 66
Added SD Teletext Insertion Section........................................... 66
Added Figure 87 ............................................................................. 67
Added Figure 88 ............................................................................. 68
Changes to DAC Configuration Section..................................... 68
Added Unused Pins Section.......................................................... 68
Changes to Power Supply Sequencing Section........................... 70
Changes to Internal Test Pattern Generation Section ............... 77
Changes to SD Timing, Mode 0 (CCIR-656)—Slave Option
(Subaddress 0x8A = XXXXX000) Section.................................. 78
10/06—Revision 0: Initial Version
相關(guān)PDF資料
PDF描述
IMC0402ER1N8S INDUCTOR 1.8NH 0402
RBM18DCSI CONN EDGECARD 36POS DIP .156 SLD
VI-2TH-EX CONVERTER MOD DC/DC 52V 75W
A3CCH-2018M IDC CABLE - AKC20H/AE20M/AKC20H
IMC0402ER1N5S INDUCTOR 1.5NH 0402
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADV7400AEBM 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
EVAL-ADV7400EBM 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADV7400EBM-U2 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADV7401EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADV7401EBM 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk