參數(shù)資料
型號: EVAL-ADUC832QSZ
廠商: Analog Devices Inc
文件頁數(shù): 17/92頁
文件大?。?/td> 0K
描述: KIT DEV FOR ADUC832 QUICK START
產(chǎn)品培訓(xùn)模塊: Process Control
標(biāo)準(zhǔn)包裝: 1
系列: QuickStart™ 套件
類型: MCU
適用于相關(guān)產(chǎn)品: ADuC832
所含物品: 評估板,線纜,電源,軟件和文檔
其它名稱: EVAL-ADUC832QS
EVAL-ADUC832QS-ND
ADuC832
Data Sheet
Rev. B | Page 24 of 92
Pin No.
Mnemonic
MQFP
LFCSP
Type
Description
XTAL2
33
35
O
Output of the Inverting Oscillator Amplifier.
P2.4/A12/A20
36
39
I/O
Input/Output Port 2 (P2.4). Port 2 is a bidirectional port with internal pull-up resistors.
Port 2 pins that have 1s written to them are pulled high by the internal pull-up
resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled
externally low sources current because of the internal pull-up resistors.
I/O
External Memory Addresses (A12/A20). Port 2 emits the high order address bytes
during fetches from external program memory and middle and high order address
bytes during accesses to the external 24-bit external data memory space.
P2.5/A13/A21
37
40
I/O
Input/Output Port 2 (P2.5). Port 2 is a bidirectional port with internal pull-up resistors.
Port 2 pins that have 1s written to them are pulled high by the internal pull-up
resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled
externally low sources current because of the internal pull-up resistors.
I/O
External Memory Addresses (A13/A21). Port 2 emits the high order address bytes
during fetches from external program memory and middle and high order address
bytes during accesses to the external 24-bit external data memory space.
P2.6/PWM0/A14/A22
38
41
I/O
Input/Output Port 2 (P2.6). Port 2 is a bidirectional port with internal pull-up resistors.
Port 2 pins that have 1s written to them are pulled high by the internal pull-up
resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled
externally low sources current because of the internal pull-up resistors.
O
PWM0 Voltage Output (PWM0). PWM outputs can be configured to use Port 2.6 and
Port 2.7 or Port 3.4 and Port 3.3
I/O
External Memory Addresses (A14/A22). Port 2 emits the high order address bytes
during fetches from external program memory and middle and high order address
bytes during accesses to the external 24-bit external data memory space.
P2.7/PWM1/A15/A23
39
42
I/O
Input/Output Port 2 (P2.7). Port 2 is a bidirectional port with internal pull-up resistors.
Port 2 pins that have 1s written to them are pulled high by the internal pull-up
resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled
externally low sources current because of the internal pull-up resistors.
O
PWM1 Voltage Output (PWM1). See the ADuC832 Configuration SFR (CFG832) section
for further information.
I/O
External Memory Addresses (A15/A23). Port 2 emits the high order address bytes
during fetches from external program memory and middle and high order address
bytes during accesses to the external 24-bit external data memory space.
EA
40
43
I
External Access Enable, Logic Input. When held high, this input enables the device to
fetch code from internal program memory locations 0000H to 1FFFH. When held low,
this input enables the device to fetch all instructions from external program memory.
This pin should not be left floating.
PSEN
41
44
O
Program Store Enable, Logic Output. This output is a control signal that enables the
external program memory to the bus during external fetch operations. It is active
every six oscillator periods except during external data memory accesses. This pin
remains high during internal program execution. PSEN can also be used to enable
serial download mode when pulled low through a resistor on power-up or reset.
ALE
42
45
O
Address Latch Enable, Logic Output. This output is used to latch the low byte (and
page byte for 24-bit address space accesses) of the address into external memory
during normal operation. It is activated every six oscillator periods except during an
external data memory access.
P0.0/AD0
43
46
I/O
Input/Output Port 0 (P0.0). Port 0 is an 8-Bit Open-Drain Bidirectional I/O Port. Port 0
pins that have 1s written to them float and in that state can be used as high
impedance inputs.
I/O
External Memory Address and Data (AD0). Port 0 is also the multiplexed low order
address and data bus during accesses to external program or data memory. In this
application, it uses strong internal pull-ups when emitting 1s.
P0.1/AD1
44
47
I/O
Input/Output Port 0 (P0.1). Port 0 is an 8-Bit Open-Drain Bidirectional I/O Port. Port 0
pins that have 1s written to them float and in that state can be used as high
impedance inputs.
I/O
External Memory Address and Data (AD1). Port 0 is also the multiplexed low order
address and data bus during accesses to external program or data memory. In this
application, it uses strong internal pull-ups when emitting 1s.
相關(guān)PDF資料
PDF描述
HBM15DRXS CONN EDGECARD 30POS DIP .156 SLD
PCX1H270MCL1GS CAP ALUM 27UF 50V 20% SMD
HSM08DRKI CONN EDGECARD 16POS DIP .156 SLD
0210490857 CABLE JUMPER 1.25MM .051M 17POS
EVAL-ADUC831QSZ KIT DEV FOR ADUC831 QUICK START
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC834QS 制造商:Analog Devices 功能描述:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 制造商:Analog Devices 功能描述:8052 ADUC834 QUICKSTART DEV KIT
EVAL-ADUC834QSZ 功能描述:KIT DEV QUICK START ADUC834 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC836QS 制造商:Analog Devices 功能描述:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC836 DEV SYSTEM
EVAL-ADUC841QS 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC841QSP2 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU