- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17109 > EVAL-ADUC7124QSPZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC7124 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC7124QSPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 49/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADUC7124 |
| 設計資源： | EVAL-ADUC7124 Schematic ADUC7124 Eval Brd Gerber Files |
| 標準包裝： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADUC7124 |
| 所含物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Data Sheet
ADuC7124/ADuC7126
Rev. C | Page 45 of 108
for serial downloading via the I2C. A USB-to-I2C download
dongle can be purchased from Analog Devices, Inc. This board
connects to the USB port of a PC and to the I2C port of the
ADuC7126. The part number is USB-I2C/LIN-CONV-Z.
The AN-806 Application Note describes the protocol for serial
downloading via the I2C in more detail.
JTAG Access
The JTAG protocol uses the on-chip JTAG interface to facilitate
code download and debug.
To access the part via the JTAG interface, the P0.0/BM pin must
be set high.
When debugging, user code should not write to the P0.1, P0.2,
and P0.3 pins. If user code toggles any of these pins, JTAG debug
pods are not able to connect to the ADuC7124/ADuC7126.
If this happens, mass erase the part using the UART/I2C
downloader.
FLASH/EE MEMORY SECURITY
The 126 kB of Flash/EE memory available to the user can be
read and write protected. Bit 31 of the FEE0PRO/FEE0HID
MMR protects the 126 kB from being read through JTAG and in
UART programming mode. The other 31 bits of this register
protect writing to the Flash/EE memory; each bit protects four
pages, that is, 2 kB. Write protection is activated for all access types.
FEE1PRO and FEE1HID, similarly, protect the second 64 kB
block. All 32 bits of this are used to protect four pages at a time.
Three Levels of Protection
Protection can be set and removed by writing directly into
FEExHID MMR. This protection does not remain after reset.
Protection can be set by writing into FEExPRO MMR. It
takes effect only after a save protection command (0x0C)
and a reset. The FEExPRO MMR is protected by a key to
avoid direct access. The key is saved once and must be
entered again to modify FEExPRO. A mass erase sets the
key back to 0xFFFF but also erases all the user code.
Flash can be permanently protected by using the FEExPRO
MMR and a particular key value of 0xDEADDEAD.
Entering the key again to modify the FEExPRO register is
not allowed.
Sequence to Write the Key
1.
Write the bit in FEExPRO corresponding to the page to be
protected.
2.
Enable key protection by setting Bit 6 of FEExMOD (Bit 5
must equal 0).
3.
Write a 32-bit key in FEExADR and FEExDAT.
4.
Run the write key command 0x0C in FEExCON; wait for
the read to be successful by monitoring FEExSTA.
5.
Reset the part.
To remove or modify the protection, the same sequence is used
with a modified value of FEExPRO. If the key chosen is the
value 0xDEAD, the memory protection cannot be removed. Only a
mass erase unprotects the part, but it also erases all user code.
The sequence to write the key is illustrated in the following
example (this protects writing Page 4 to Page 7 of the Flash):
FEExPRO=0xFFFFFFFD;
//Protect Page 4 to
Page 7
FEExMOD=0x48;
//Write key enable
FEExADR=0x1234;
//16 bit key value
FEExDAT=0x5678;
//16 bit key value
FEExCON= 0x0C;
//Write key command
The same sequence should be followed to protect the part
permanently with FEExADR = 0xDEAD and FEExDAT =
0xDEAD.
FLASH/EE CONTROL INTERFACE
Table 37. FEE0STA Register
Name
Address
Default Value
Access
FEE0STA
0xFFFFF800
0x0000
R
Table 38. FEE0MOD Register
Name
Address
Default Value
Access
FEE0MOD
0xFFFFF804
0x80
R/W
Table 39. FEE0CON Register
Name
Address
Default Value
Access
FEE0CON
0xFFFFF808
0x00
R/W
Table 40. FEE0DAT Register
Name
Address
Default Value
Access
FEE0DAT
0xFFFFF80C
0xXXXX
R/W
FEE0DAT is a 16-bit data register.
Table 41. FEE0ADR Register
Name
Address
Default Value
Access
FEE0ADR
0xFFFFF810
0x0000
R/W
FEE0ADR is a 16-bit address register.
Table 42. FEE0SGN Register
Name
Address
Default Value
Access
FEE0SGN
0xFFFFF818
0xFFFFFF
R
FEE0SGN is a 24-bit code signature.
Table 43. FEE0PRO Register
Name
Address
Default Value
Access
FEE0PRO
0xFFFFF81C
0x00000000
R/W
FEE0PRO provides protection following subsequent reset MMR.
It requires a software key (see Table 56).
Table 44. FEE0HID Register
Name
Address
Default Value
Access
FEE0HID
0xFFFFF820
0xFFFFFFFF
R/W
FEE0HID provides immediate protection MMR. It does not
require any software keys (see Table 56).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECM30DCWN | CONN EDGECARD 60POS DIP .156 SLD |
| EVAL-ADUC7121QSPZ | BOARD EVALUATION FOR ADUC7121 |
| EVAL-ADUC7126QSPZ | BOARD EVALUATION FOR ADUC7126 |
| REC5-243.3SRWZ/H4/A | CONV DC/DC 5W 9-36VIN 3.3VOUT |
| EVAL-ADUC7023QSPZ | KIT DEV FOR ADUC7023 QUICK START |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC7126QSPZ | 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7128QSPZ | 功能描述:KIT DEV FOR ADUC7128 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7128QSPZ2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC |
| EVAL-ADUC7129QSPZ | 制造商:Analog Devices 功能描述:- Bulk |
| EVAL-ADUC812QS | 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
發(fā)布緊急采購，3分鐘左右您將得到回復。