參數(shù)資料
型號(hào): EVAL-ADF4153EBZ1
廠商: Analog Devices Inc
文件頁數(shù): 24/24頁
文件大小: 0K
描述: BOARD EVAL FOR ADF4153
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),頻率合成器
嵌入式:
已用 IC / 零件: ADF4153
主要屬性: 單路分?jǐn)?shù)-N PLL
次要屬性: 1.75GHz 圖形用戶界面
已供物品: 板,線纜,軟件
相關(guān)產(chǎn)品: ADF4153WYRUZ-RL7TR-ND - IC SYNTH PLL RF F-N FREQ 16TSSOP
ADF4153YRUZ-RL7-ND - IC SYNTH FRACT-N FREQ 16-TSSOP
ADF4153YRUZ-RL-ND - IC SYNTH FRACT-N FREQ 16-TSSOP
ADF4153YCPZ-RL7-ND - IC SYNTH FRACT-N FREQ 20-LFCSP
ADF4153YCPZ-RL-ND - IC SYNTH FRACT-N FREQ 20-LFCSP
ADF4153YCPZ-ND - IC SYNTH FRACT-N FREQ 20-LFCSP
ADF4153YRUZ-ND - IC SYNTH PLL RF F-N FREQ 16TSSOP
ADF4153BCPZ-RL7-ND - IC FRACTION-N FREQ SYNTH 20LFCSP
ADF4153BRUZ-RL7-ND - IC FRACTION-N FREQ SYNTH 16TSSOP
ADF4153BCPZ-RL-ND - IC FRACTION-N FREQ SYNTH 20LFCSP
更多...
Data Sheet
ADF4153
Rev. F | Page 9 of 24
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 11. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
opened. This ensures that there is no loading of the REFIN pin
on power-down.
03685-
027
BUFFER
TO R COUNTER
REFIN
100k
NC
SW2
SW3
NO
NC
SW1
POWER-DOWN
CONTROL
Figure 11. Reference Input Stage
RF INPUT STAGE
The RF input stage is shown in Figure 12. It is followed by a
2-stage limiting amplifier to generate the current-mode logic
(CML) clock levels needed for the prescaler.
BIAS
GENERATOR
1.6V
AGND
AVDD
2k
RFINB
RFINA
03685-
015
Figure 12. RF Input Stage
RF INT DIVIDER
The RF INT CMOS counter allows a division ratio in the PLL
feedback counter. Division ratios from 31 to 511 are allowed.
INT, FRAC, MOD, AND R RELATIONSHIP
The INT, FRAC, and MOD values, in conjunction with the
R counter, make it possible to generate output frequencies that
are spaced by fractions of the phase frequency detector (PFD).
See the RF Synthesizer: A Worked Example section for more
information. The RF VCO frequency (RFOUT) equation is
RFOUT = FPFD × (INT + (FRAC/MOD))
(1)
where:
RFOUT is the output frequency of the external voltage controlled
oscillator (VCO).
INT is the preset divide ratio of the binary 9-bit counter (31
to 511).
MOD is the preset fractional modulus (2 to 4095).
FRAC is the numerator of the fractional division (0 to MOD 1).
The PFD frequency is given by:
FPFD = REFIN × (1 + D)/R
(2)
where:
REFIN is the reference input frequency.
D is the REFIN doubler bit.
R is the preset divide ratio of the binary 4-bit programmable
reference counter (1 to 15).
RF R COUNTER
The 4-bit RF R counter allows the input reference frequency
(REFIN) to be divided down to produce the reference clock to
the PFD. Division ratios from 1 to 15 are allowed.
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
FRAC
VALUE
MOD
REG
INT
REG
RF N DIVIDER
N = INT + FRAC/MOD
FROM RF
INPUT STAGE
TO PFD
N-COUNTER
03685-
016
Figure 13. RF N Divider
相關(guān)PDF資料
PDF描述
H1BXH-1636M IDC CABLE - HSR16H/AE16M/X
A1AXH-1636G IDC CABLE - ASC16H/AE16G/X
H4PXS-2018M DIP CABLE - HDP20S/AE20M/X
H2PXS-2018M DIP CABLE - HDP20S/AE20M/X
EVAL-ADF4106EBZ1 BOARD EVAL FOR ADF4106
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4154EB1 制造商:AD 制造商全稱:Analog Devices 功能描述:Fractional-N Frequency Synthesizer
EVAL-ADF4154EBZ1 功能描述:BOARD EVALUATION FOR ADF4154EB1 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4156EBZ1 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADF4157EB1Z 功能描述:BOARD EVALUATION FOR ADF4157 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4157EB1Z1 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer