參數(shù)資料
型號(hào): EVAL-ADF4153EBZ1
廠商: Analog Devices Inc
文件頁(yè)數(shù): 2/24頁(yè)
文件大小: 0K
描述: BOARD EVAL FOR ADF4153
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),頻率合成器
嵌入式:
已用 IC / 零件: ADF4153
主要屬性: 單路分?jǐn)?shù)-N PLL
次要屬性: 1.75GHz 圖形用戶界面
已供物品: 板,線纜,軟件
相關(guān)產(chǎn)品: ADF4153WYRUZ-RL7TR-ND - IC SYNTH PLL RF F-N FREQ 16TSSOP
ADF4153YRUZ-RL7-ND - IC SYNTH FRACT-N FREQ 16-TSSOP
ADF4153YRUZ-RL-ND - IC SYNTH FRACT-N FREQ 16-TSSOP
ADF4153YCPZ-RL7-ND - IC SYNTH FRACT-N FREQ 20-LFCSP
ADF4153YCPZ-RL-ND - IC SYNTH FRACT-N FREQ 20-LFCSP
ADF4153YCPZ-ND - IC SYNTH FRACT-N FREQ 20-LFCSP
ADF4153YRUZ-ND - IC SYNTH PLL RF F-N FREQ 16TSSOP
ADF4153BCPZ-RL7-ND - IC FRACTION-N FREQ SYNTH 20LFCSP
ADF4153BRUZ-RL7-ND - IC FRACTION-N FREQ SYNTH 16TSSOP
ADF4153BCPZ-RL-ND - IC FRACTION-N FREQ SYNTH 20LFCSP
更多...
ADF4153
Data Sheet
Rev. F | Page 10 of 24
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 14 is a simplified schematic of
the phase frequency detector. The PFD includes a fixed delay
element that sets the width of the antibacklash pulse, which is
typically 3 ns. This pulse ensures that there is no dead zone in the
PFD transfer function and gives a consistent reference spur level.
U3
CLR2
Q2
D2
U2
DOWN
UP
HI
CP
–IN
+IN
CHARGE
PUMP
DELAY
CLR1
Q1
D1
U1
03685-
017
Figure 14. PFD Simplified Schematic
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4153 allows the user to
access various internal points on the chip. The state of MUXOUT
is controlled by M3, M2, and M1 (see Table 8). Figure 15 shows
the MUXOUT section in block diagram form.
DIGITAL LOCK DETECT
R COUNTER DIVIDER
LOGIC LOW
DGND
CONTROL
MUX
MUXOUT
DVDD
THREE-STATE OUTPUT
N COUNTER DIVIDER
ANALOG LOCK DETECT
LOGIC HIGH
03685-
018
s
Figure 15. MUXOUT Schematic
INPUT SHIFT REGISTERS
The ADF4153 digital section includes a 4-bit RF R counter,
a 9-bit RF N counter, a 12-bit FRAC counter, and a 12-bit
modulus counter. Data is clocked into the 24-bit shift register
on each rising edge of CLK. The data is clocked in MSB first.
Data is transferred from the shift register to one of four latches
on the rising edge of LE. The destination latch is determined by
the state of the two control bits (C2 and C1) in the shift register.
These are the 2 LSBs, DB1 and DB0, as shown in Figure 2. The
truth table for these bits is shown in Table 5. Table 6 shows a
summary of how the registers are programmed.
PROGRAM MODES
Table 5 through Table 10 show how to set up the program
modes in the ADF4153.
The ADF4153 programmable modulus is double buffered. This
means that two events have to occur before the part uses a new
modulus value. First, the new modulus value is latched into the
device by writing to the R divider register. Second, a new write
must be performed on the N divider register. Therefore, to
ensure that the modulus value is loaded correctly, the N divider
register must be written to any time that the modulus value is
updated.
Table 5. C2 and C1 Truth Table
Control Bits
C2
C1
Register
0
N Divider Register
0
1
R Divider Register
1
0
Control Register
1
Noise and Spur Register
相關(guān)PDF資料
PDF描述
H1BXH-1636M IDC CABLE - HSR16H/AE16M/X
A1AXH-1636G IDC CABLE - ASC16H/AE16G/X
H4PXS-2018M DIP CABLE - HDP20S/AE20M/X
H2PXS-2018M DIP CABLE - HDP20S/AE20M/X
EVAL-ADF4106EBZ1 BOARD EVAL FOR ADF4106
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4154EB1 制造商:AD 制造商全稱:Analog Devices 功能描述:Fractional-N Frequency Synthesizer
EVAL-ADF4154EBZ1 功能描述:BOARD EVALUATION FOR ADF4154EB1 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4156EBZ1 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADF4157EB1Z 功能描述:BOARD EVALUATION FOR ADF4157 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4157EB1Z1 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer