- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16859 > EVAL-ADF4153EBZ1 (Analog Devices Inc)BOARD EVAL FOR ADF4153 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4153EBZ1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADF4153 |
| 標準包裝： | 1 |
| 主要目的： | 計時，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4153 |
| 主要屬性： | 單路分數(shù)-N PLL |
| 次要屬性： | 1.75GHz 圖形用戶界面 |
| 已供物品： | 板，線纜，軟件 |
| 相關(guān)產(chǎn)品： | ADF4153WYRUZ-RL7TR-ND - IC SYNTH PLL RF F-N FREQ 16TSSOP ADF4153YRUZ-RL7-ND - IC SYNTH FRACT-N FREQ 16-TSSOP ADF4153YRUZ-RL-ND - IC SYNTH FRACT-N FREQ 16-TSSOP ADF4153YCPZ-RL7-ND - IC SYNTH FRACT-N FREQ 20-LFCSP ADF4153YCPZ-RL-ND - IC SYNTH FRACT-N FREQ 20-LFCSP ADF4153YCPZ-ND - IC SYNTH FRACT-N FREQ 20-LFCSP ADF4153YRUZ-ND - IC SYNTH PLL RF F-N FREQ 16TSSOP ADF4153BCPZ-RL7-ND - IC FRACTION-N FREQ SYNTH 20LFCSP ADF4153BRUZ-RL7-ND - IC FRACTION-N FREQ SYNTH 16TSSOP ADF4153BCPZ-RL-ND - IC FRACTION-N FREQ SYNTH 20LFCSP 更多... |
Data Sheet
ADF4153
Rev. F | Page 7 of 24
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
03685-
002
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CP
CPGND
AGND
AVDD
RFINA
RFINB
RSET
DVDD
MUXOUT
LE
SDVDD
REFIN
DGND
CLK
DATA
VP
ADF4153
TOP VIEW
(Not to Scale)
Figure 3. TSSOP Pin Configuration
03685-
003
PIN 1
INDICATOR
1
CPGND
2
AGND
3
AGND
4
RFINB
5
RFINA
13 DATA
14 LE
15 MUXOUT
NOTES
1. THE LFCSP HAS AN EXPOSED PADDLE
THAT MUST BE CONNECTED TO GND.
12 CLK
11 SDVDD
6
A
V
DD
7
A
V
DD
8
RE
F
IN
10
DG
ND
9
DG
ND
18
V
P
19
R
SET
20
C
P
17
DV
DD
16
DV
DD
TOP VIEW
(Not to Scale)
ADF4153
Figure 4. LFCSP Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
TSSOP
Pin No.
LFCSP
Mnemonic
Description
1
19
RSET
Connecting a resistor between RSET and ground sets the maximum charge pump output current.
The relationship between ICP and RSET is
SET
CPMAX
R
I
5
.
25
=
where RSET = 5.1 kΩ and ICPMAX = 5 mA.
2
20
CP
Charge Pump Output. When enabled, CP provides ±ICP to the external loop filter, which in turn
drives the external VCO.
3
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
4
2, 3
AGND
Analog Ground. This is the ground return path of the prescaler.
5
4
RFINB
Complementary Input to the RF Prescaler. This pin should be decoupled to the ground plane
with a small bypass capacitor, typically 100 pF (see Figure 12).
6
5
RFINA
Input to the RF Prescaler. This small signal input is normally ac-coupled from the VCO.
7
6, 7
AVDD
Positive Power Supply for the RF Section. Decoupling capacitors to the digital ground plane should
be placed as close as possible to this pin. AVDD has a value of 3 V ± 10%. AVDD must have the same
voltage as DVDD.
8
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and an equivalent input
resistance of 100 kΩ (see Figure 11). This input can be driven from a TTL or CMOS crystal oscillator,
or it can be ac-coupled.
9
9, 10
DGND
Digital Ground.
10
11
SDVDD
Σ-Δ Power. Decoupling capacitors to the digital ground plane should be placed as close as possible
to this pin. SDVDD has a value of 3 V ± 10%. SDVDD must have the same voltage as DVDD.
11
12
CLK
Serial Clock Input. The serial clock is used to clock in the serial data to the registers. The data is
latched into the shift register on the CLK rising edge. This input is a high impedance CMOS input.
12
13
DATA
Serial Data Input. The serial data is loaded MSB first; the two LSBs are the control bits. This input is
a high impedance CMOS input.
13
14
LE
Load Enable, CMOS Input. When LE is high, the data stored in the shift registers is loaded into one
of four latches; the latch is selected using the control bits.
14
15
MUXOUT
This multiplexer output allows either the RF lock detect, the scaled RF, or the scaled reference
frequency to be externally accessed.
15
16, 17
DVDD
Positive Power Supply for the Digital Section. Decoupling capacitors to the digital ground plane
should be placed as close as possible to this pin. DVDD has a value of 3 V ± 10%. DVDD must have
the same voltage as AVDD.
16
18
VP
Charge Pump Power Supply. This should be greater than or equal to VDD. In systems where VDD is 3 V,
it can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5.5 V.
21
EP
Exposed Pad. The exposed paddle must be connected to GND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| H1BXH-1636M | IDC CABLE - HSR16H/AE16M/X |
| A1AXH-1636G | IDC CABLE - ASC16H/AE16G/X |
| H4PXS-2018M | DIP CABLE - HDP20S/AE20M/X |
| H2PXS-2018M | DIP CABLE - HDP20S/AE20M/X |
| EVAL-ADF4106EBZ1 | BOARD EVAL FOR ADF4106 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4154EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fractional-N Frequency Synthesizer |
| EVAL-ADF4154EBZ1 | 功能描述:BOARD EVALUATION FOR ADF4154EB1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4156EBZ1 | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADF4157EB1Z | 功能描述:BOARD EVALUATION FOR ADF4157 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4157EB1Z1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。