參數(shù)資料
型號(hào): EVAL-ADF4007EBZ1
廠商: Analog Devices Inc
文件頁數(shù): 3/16頁
文件大小: 0K
描述: BOARD EVALUATION FOR ADF4007EB1
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),頻率合成器
嵌入式:
已用 IC / 零件: ADF4007
主要屬性: 單路整數(shù)-N PLL
次要屬性: 7.5GHz
已供物品: 板,纜線,CD
相關(guān)產(chǎn)品: ADF4007BCPZ-ND - IC DIVIDER/PLL SYNTHESZR 20LFCSP
ADF4007BCPZ-RL7-ND - IC DIVIDER/PLL SYNTHESZR 20LFCSP
ADF4007BCPZ-RL-ND - IC DIVIDER/PLL SYNTHESZR 20LFCSP
其它名稱: Q5364837
Data Sheet
ADF4007
Rev. B | Page 11 of 16
APPLICATIONS INFORMATION
FIXED HIGH FREQUENCY LOCAL OSCILLATOR
Figure 13 shows the ADF4007 being used with the HMC358MS8G
VCO from Hittite Microwave Corporation to produce a fixed-
frequency LO (local oscillator), which could be used in satellite
or CATV applications. In this case, the desired LO is 6.7 GHz.
The reference input signal is applied to the circuit at FREFIN
and, in this case, is terminated in 50 . Many systems would
have either a TCXO or an OCXO driving the reference input
without any 50 termination. To bias the REFIN pin at AVDD/2,
ac coupling is used. The value of the coupling capacitor used
depends on the input frequency. The equivalent impedance at
the input frequency should be less than 10 . Given that the dc
input impedance at the REFIN pin is 100 k, less than 0.1% of
the signal is lost.
The charge pump output of the ADF4007 drives the loop filter.
In calculating the loop filter component values, a number of items
need to be considered. In this example, the loop filter was designed
so that the overall phase margin for the system is 45°.
Other PLL system specifications are as follows:
KD= 5 mA
KV = 100 MHz/V
Loop Bandwidth = 300 kHz
FPFD = 106 MHz
N = 64
All these specifications are needed and used with the ADIsimPLL
to derive the loop filter component values shown in Figure 13.
The circuit in Figure 13 gives a typical phase noise performance
of 100 dBc/Hz at 10 kHz offset from the carrier. Spurs are
heavily attenuated by the loop filter and are below 90 dBc.
The loop filter output drives the VCO, which, in turn, is fed
back to the RF input of the PLL synthesizer and also drives the
RF output terminal. A T-circuit configuration provides 50
matching between the VCO output, the RF output, and the RFIN
terminal of the synthesizer.
ADF4007
N2
N1
M2
M1
100pF
CP
MUXOUT
G
ND
G
ND
G
ND
5.6nF
51
18
22
NOTE
DECOUPLING CAPACITORS (0.1mF/10pF) ON AVDD, DVDD, AND VP OF THE ADF4007 AND ON
VCC OF THE AD820 AND THE HMC358MS8G HAVE BEEN OMITTED FROM THE DIAGRAM
TO AID CLARITY.
RSET
AVDD
DVDD VP
FREFIN
VCO
100MHz/V
HMC358MS8G
RSET
5.1k
6
17
18
8
20
15
19
9
3
2
10
04537-
019
RFINA
RFINB
5
4
11
12
13
14
GND
47nF
AVDD
7
DVDD
16
REFIN
AVDD = 3.3V
1k
18k
VCC = 12V
VCC = 3.3V
1k
AD820
10pF
18
100pF
18
100pF
RFOUT
LOGIC HI
LOGIC LO
Figure 13. 6.78 GHz Local Oscillator Using the ADF4007
相關(guān)PDF資料
PDF描述
V110C12C100B CONVERTER MOD DC/DC 12V 100W
DWP-125-3/4-0-STK HEATSHRINK POLY 3/4"X4' BLK
EBA30DRMD CONN EDGECARD 60POS .125 SQ WW
H2MXH-2618M DIP CABLE - HDM26H/AE26M/X
HTPT66R-122K IND TOROID PWR HI TEMP 1.2UH T/H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4106EB1 制造商:Analog Devices 功能描述:PLL, Frequency Synthesizer
EVAL-ADF4106EBZ1 功能描述:BOARD EVAL FOR ADF4106 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
EVAL-ADF4108EB1 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer
EVAL-ADF4108EBZ1 制造商:Analog Devices 功能描述:Evaluation Board For ADF4108 制造商:Analog Devices 功能描述:ADF4108 Evaluation Board 制造商:Analog Devices 功能描述:ADF4108, PLL FREQUENCY SYNTHESIZER, EVAL BOARD; Silicon Manufacturer:Analog Devices; Silicon Core Number:ADF4108; Kit Application Type:Clock & Timing; Application Sub Type:PLL Frequency Synthesizer; MCU Supported Families:ADF4108 ;RoHS Compliant: Yes
EVAL-ADF4112EB1 制造商:Analog Devices 功能描述:RF PLL FREQUENCY SYNTHESIZERS