AVDD = DV
參數(shù)資料
型號: EVAL-ADF4007EBZ1
廠商: Analog Devices Inc
文件頁數(shù): 10/16頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR ADF4007EB1
標(biāo)準(zhǔn)包裝: 1
主要目的: 計時,頻率合成器
嵌入式:
已用 IC / 零件: ADF4007
主要屬性: 單路整數(shù)-N PLL
次要屬性: 7.5GHz
已供物品: 板,纜線,CD
相關(guān)產(chǎn)品: ADF4007BCPZ-ND - IC DIVIDER/PLL SYNTHESZR 20LFCSP
ADF4007BCPZ-RL7-ND - IC DIVIDER/PLL SYNTHESZR 20LFCSP
ADF4007BCPZ-RL-ND - IC DIVIDER/PLL SYNTHESZR 20LFCSP
其它名稱: Q5364837
Data Sheet
ADF4007
Rev. B | Page 3 of 16
SPECIFICATIONS
AVDD = DVDD = 3 V ± 10%, AVDD ≤ VP ≤ 5.5 V, AGND = DGND = CPGND = 0 V, RSET = 5.1 k, dBm referred to 50 ,
TA = TMAX to TMIN, unless otherwise noted.
Table 1.
Parameter
B Version1
Unit
Test Conditions/Comments
RF CHARACTERISTICS
RF Input Frequency (RF
IN)
1.0/7.0
GHz min/max
RF input level: +5 dBm to 10 dBm
RF Input Frequency
0.5/7.5
GHz min/max
RF input level: +5 dBm to 5 dBm, for lower frequencies,
ensure that slew rate (SR) > 560 V/s
REF
IN CHARACTERISTICS
REF
IN Input Sensitivity
0.8/V
DD
V p-p min/max
Biased at AV
DD/2
REF
IN Input Frequency
20/240
MHz min/max
For f < 20 MHz, use square wave (slew rate > 50 V/s)
REF
IN Input Capacitance
10
pF max
REF
IN Input Current
±100
A max
PHASE DETECTOR
Phase Detector Frequency3
120
MHz max
MUXOUT
MUXOUT Frequency3
200
MHz max
C
L = 15 pF
CHARGE PUMP
I
CP Sink/Source
5.0
mA typ
With R
SET = 5.1 k
Absolute Accuracy
2.5
% typ
With R
SET = 5.1 k
R
SET Range
3.0/11
k typ
I
CP Three-State Leakage
10
nA max
T
A = 85°C
Sink and Source Current Matching
2
% typ
0.5 V ≤ V
CP ≤ VP 0.5 V
I
CP vs. VCP
1.5
% typ
0.5 V ≤ V
CP ≤ VP 0.5 V
I
CP vs. Temperature
2
% typ
VCP = V
P/2
LOGIC INPUTS
V
IH, Input High Voltage
1.4
V min
V
IL, Input Low Voltage
0.6
V max
I
INH, IINL, Input Current
±1
A max
T
A = 25°C
C
IN, Input Capacitance
10
pF max
LOGIC OUTPUTS
V
OH, Output High Voltage
V
DD 0.4
V min
I
OH = 100 A
V
OL, Output Low Voltage
0.4
V max
I
OL = 500 A
POWER SUPPLIES
AV
DD
2.7/3.3
V min/max
DV
DD
AV
DD
V
P
AV
DD/5.5
V min/max
AV
DD ≤ VP ≤ 5.5 V
I
DD
4 (AI
DD + DIDD)
17
mA max
15 mA typ
I
P
2.0
mA max
T
A = 25°C
NOISE CHARACTERISTICS
Normalized Phase Noise Floor5
219
dBc/Hz typ
1 Operating temperature range (B version) is 40°C to +85°C.
2 AC coupling ensures AV
DD/2 bias. See Figure 13 for typical circuit.
3 Guaranteed by design. Characterized to ensure compliance.
4 T
A = 25°C; AVDD = DVDD = 3 V; N = 64; RFIN = 7.5 GHz.
5 The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO, PN
TOT, and subtracting 20logN (where N is the N divider
value) and 10logFPFD. PNSYNTH = PNTOT 10logFPFD 20logN. The in-band phase noise (PNTOT) is measured using the HP8562E Spectrum Analyzer from Agilent.
相關(guān)PDF資料
PDF描述
V110C12C100B CONVERTER MOD DC/DC 12V 100W
DWP-125-3/4-0-STK HEATSHRINK POLY 3/4"X4' BLK
EBA30DRMD CONN EDGECARD 60POS .125 SQ WW
H2MXH-2618M DIP CABLE - HDM26H/AE26M/X
HTPT66R-122K IND TOROID PWR HI TEMP 1.2UH T/H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4106EB1 制造商:Analog Devices 功能描述:PLL, Frequency Synthesizer
EVAL-ADF4106EBZ1 功能描述:BOARD EVAL FOR ADF4106 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
EVAL-ADF4108EB1 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer
EVAL-ADF4108EBZ1 制造商:Analog Devices 功能描述:Evaluation Board For ADF4108 制造商:Analog Devices 功能描述:ADF4108 Evaluation Board 制造商:Analog Devices 功能描述:ADF4108, PLL FREQUENCY SYNTHESIZER, EVAL BOARD; Silicon Manufacturer:Analog Devices; Silicon Core Number:ADF4108; Kit Application Type:Clock & Timing; Application Sub Type:PLL Frequency Synthesizer; MCU Supported Families:ADF4108 ;RoHS Compliant: Yes
EVAL-ADF4112EB1 制造商:Analog Devices 功能描述:RF PLL FREQUENCY SYNTHESIZERS