- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16522 > EVAL-ADAU1781Z (Analog Devices Inc)BOARD EVAL FOR ADAU1781 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADAU1781Z |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 60/92頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADAU1781 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音頻編解碼器 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1781 |
| 主要屬性： | 立體聲，24 位，8 ~ 96 kHz 采樣率，GUI 工具 |
| 次要屬性： | * |
| 已供物品： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
ADAU1781
Rev. B| Page 63 of 92
AUDIO CONVERTER CONFIGURATION
Register 16407 (0x4017), Converter Control 0
Bits[6:5], On-Chip DAC Data Selection in TDM Mode
These bits set the position of the DAC input channels on a TDM
stream. In TDM 4 mode, valid settings are first pair or second
pair. In TDM 8 mode, valid settings are first pair, second pair,
third pair, or fourth pair. These bits should be set in conjunction
with Register 16406 (0x4016), Serial Port Control 1, Bit 3, DAC
channel position in TDM, to select where the data should appear
in the TDM stream.
Figure 70, Figure 71, and Figure 72 show examples of different
TDM settings.
Bit 4, DAC Oversampling Ratio
This bit sets the oversampling ratio of the DAC relative to the
audio sample rate. The higher rate yields slightly better audio
quality but increases power consumption.
Bit 3, ADC Oversampling Ratio
This bit sets the oversampling ratio of the ADC relative to the
audio sample rate. The higher rate yields slightly better audio
quality but increases power consumption.
Bits[2:0], Converter Sampling Rate
These bits set the sampling rate of the audio ADCs and DACs
relative to the SigmaDSP core’s audio sample rate.
Table 48. Converter Control 0 Register
Bits
Description
Default
7
Reserved
[6:5]
On-chip DAC data selection in TDM mode
00
00: first pair
01: second pair
10: third pair
11: fourth pair
4
DAC oversampling ratio
0
0: 128
1: 64
3
ADC oversampling ratio
0
0: 128
1: 64
[2:0]
Converter sampling rate; the numbers in parentheses are example values for a base sample rate of 48 kHz
000
000: f
S (48 kHz)
001: f
S/6 (8 kHz)
010: f
S/4 (12 kHz)
011: f
S/3 (16 kHz)
100: f
/2 (24 kHz)
101: f
S/1.5 (32 kHz)
110: f
S × 2 (96 kHz)
111: reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP1316T-46BE/OT | IC SPRVSR SMPL RSET 4.6V SOT23-5 |
| EBM28DTBN-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| 6374110-4 | C/A SM, LC TO LC 4METER |
| EBM28DTBH-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| VI-J0F-EZ-S | CONVERTER MOD DC/DC 72V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1962AZ | 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:Eval Board for ADAU1962A |
| EVAL-ADAU1966AZ | 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits) |
| EVAL-ADAU1966Z | 功能描述:BOARD EVAL FOR ADAU1966 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-ADAU1966Z | 制造商:Analog Devices 功能描述:ADAU1966, DAC, SIGMA DELTA, SPI, I2C, EV |
| EVAL-ADAU1978Z | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Analog-to-Digital Converter (ADC) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。