參數(shù)資料
型號: EVAL-AD7666CBZ
廠商: Analog Devices Inc
文件頁數(shù): 15/28頁
文件大小: 0K
描述: BOARD EVALUATION FOR AD7666
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行,并聯(lián)
輸入范圍: ±VREF
在以下條件下的電源(標(biāo)準(zhǔn)): 81mW @ 500kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7666
已供物品:
相關(guān)產(chǎn)品: AD7666ACPZ-ND - IC ADC 16BIT UNIPOLAR 48LFCSP
AD7666ASTZ-ND - IC ADC 16BIT UNIPOLAR 48LQFP
AD7666ACPZRL-ND - IC ADC 16BIT UNIPOLAR 48LFCSP
AD7666ASTZRL-ND - IC ADC 16BIT UNIPOLAR 48LQFP
AD7666
Rev. 0 | Page 22 of 28
DIGITAL INTERFACE
The AD7666 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or a parallel
interface. The serial interface is multiplexed on the parallel data
bus. The AD7666 digital interface also accommodates both 3 V
and 5 V logic by simply connecting the OVDD supply pin of the
AD7666 to the host system interface digital supply. Finally, by
using the OB/2C input pin, both twos complement or straight
binary coding can be used.
The two signals, CS and RD, control the interface. CS and RD
have a similar effect because they are OR’d together internally.
When at least one of these signals is HIGH, the interface
outputs are in high impedance. Usually CS allows the selection
of each AD7666 in multicircuit applications and is held low in a
single AD7666 design. RD is generally used to enable the
conversion result on the data bus.
PARALLEL INTERFACE
The AD7666 is configured to use the parallel interface when
SER/PAR is held LOW. The data can be read either after each
conversion, which is during the next acquisition phase, or
during the following conversion, as shown in Figure 36 and
Figure 37, respectively. When the data is read during the
conversion, however, it is recommended that it is read only
during the first half of the conversion phase. This avoids any
potential feedthrough between voltage transients on the digital
interface and the most critical analog conversion circuitry.
The BYTESWAP pin allows a glueless interface to an 8-bit bus.
As shown in Figure 38, the LSB byte is output on D[7:0] and the
MSB is output on D[15:8] when BYTESWAP is LOW. When
BYTESWAP is HIGH, the LSB and MSB bytes are swapped and
the LSB is output on D[15:8] and the MSB is output on D[7:0].
By connecting BYTESWAP to an address line, the 16-bit data
can be read in two bytes on either D[15:8] or D[7:0].
SERIAL INTERFACE
The AD7666 is configured to use the serial interface when
SER/PAR is held HIGH. The AD7666 outputs 16 bits of data,
MSB first, on the SDOUT pin. This data is synchronized with
the 16 clock pulses provided on the SCLK pin. The output data
is valid on both the rising and falling edges of the data clock.
CURRENT
CONVERSION
BUSY
DATA
BUS
t12
t13
03033-
0-
029
RD
CS
Figure 36. Slave Parallel Data Timing for Reading (Read after Convert)
PREVIOUS
CONVERSION
t1
t3
t12
t13
t4
BUSY
DATA
BUS
03033-
0-
030
CNVST,
RD
CS = 0
Figure 37. Slave Parallel Data Timing for Reading (Read during Convert)
CS
RD
BYTESWAP
PINS D[15:8]
PINS D[7:0]
HI-Z
HIGH BYTE
LOW BYTE
HIGH BYTE
HI-Z
t12
t13
03033-0-031
Figure 38. 8-Bit Parallel Interface
相關(guān)PDF資料
PDF描述
MLK1005S5N1S INDUCTOR MULTILAYER 5.1NH 0402
0210490323 CABLE JUMPER 1.25MM .051M 26POS
EVAL-AD7664CBZ BOARD EVALUATION FOR AD7664
0210391035 CABLE JUMPER 1MM .076M 33POS
MPC5510KIT208 KIT DEVELOPMENT FOR MPC5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7667CB 制造商:Analog Devices 功能描述:
EVAL-AD7667CBZ 功能描述:BOARD EVALUATION FOR AD7667 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7668CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X
EVAL-AD766XCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X
EVAL-AD7671CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X