- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17039 > EVAL-AD7666CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7666 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7666CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7666 |
| 標準包裝： | 1 |
| 系列： | PulSAR® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | ±VREF |
| 在以下條件下的電源（標準）： | 81mW @ 500kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7666 |
| 已供物品： | 板 |
| 相關產(chǎn)品： | AD7666ACPZ-ND - IC ADC 16BIT UNIPOLAR 48LFCSP AD7666ASTZ-ND - IC ADC 16BIT UNIPOLAR 48LQFP AD7666ACPZRL-ND - IC ADC 16BIT UNIPOLAR 48LFCSP AD7666ASTZRL-ND - IC ADC 16BIT UNIPOLAR 48LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7666
Rev. 0 | Page 21 of 28
CONVERSION CONTROL
Figure 33 shows the detailed timing diagrams of the conversion
process. The AD7666 is controlled by the CNVST signal, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conversion
is complete. CNVST operates independently of CS and RD.
Conversions can be automatically initiated with the AD7666. If
CNVST is held LOW when BUSY is LOW, the AD7666 controls
the acquisition phase and automatically initiates a new
conversion. By keeping CNVST LOW, the AD7666 keeps the
conversion process running by itself. It should be noted that the
analog input must be settled when BUSY goes LOW. Also, at
power-up, CNVST should be brought LOW once to initiate the
conversion process. In this mode, the AD7666 can run slightly
faster than the guaranteed 500 kSPS.
Although CNVST is a digital signal, it should be designed with
special care with fast, clean edges, and levels with minimum
overshoot and undershoot or ringing.
The CNVST trace should be shielded with ground and a low
value serial resistor (i.e., 50 ) termination should be added
close to the output of the component that drives this line.
For applications where SNR is critical, the CNVST signal should
have very low jitter. This may be achieved by using a dedicated
oscillator for CNVST generation, or to clock CNVST with a
high frequency, low jitter clock, as shown in Figure 26.
BUSY
MODE
t2
t1
t3
t4
t5
t6
t7
t8
ACQUIRE
CONVERT
ACQUIRE
CONVERT
03033-0-026
CNVST
Figure 33. Basic Conversion Timing
t9
t8
RESET
DATA
BUSY
03033-
0-
027
CNVST
Figure 34. RESET Timing
t1
t3
t4
t11
BUSY
DATA
BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
03033-
0-
028
CNVST
Figure 35. Master Parallel Data Timing for Reading (Continuous Read)
相關PDF資料 |
PDF描述 |
|---|---|
| MLK1005S5N1S | INDUCTOR MULTILAYER 5.1NH 0402 |
| 0210490323 | CABLE JUMPER 1.25MM .051M 26POS |
| EVAL-AD7664CBZ | BOARD EVALUATION FOR AD7664 |
| 0210391035 | CABLE JUMPER 1MM .076M 33POS |
| MPC5510KIT208 | KIT DEVELOPMENT FOR MPC5 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7667CB | 制造商:Analog Devices 功能描述: |
| EVAL-AD7667CBZ | 功能描述:BOARD EVALUATION FOR AD7667 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7668CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X |
| EVAL-AD766XCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X |
| EVAL-AD7671CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X |
發(fā)布緊急采購，3分鐘左右您將得到回復。