- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17052 > EVAL-AD7329CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7329CBZ PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7329CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 31/41頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7329CBZ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | iCMOS® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 30mW @ 1MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7329 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7329BRUZ-REEL7-ND - IC ADC 12BIT+SAR 8CHAN 24-TSSOP AD7329BRUZ-REEL-ND - IC ADC 12BIT+SAR 8CHAN 24-TSSOP AD7329BRUZ-ND - IC ADC 12BIT 8CH MUX SPI 24TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
AD7329
Data Sheet
Rev. B | Page 36 of 40
MICROPROCESSOR INTERFACING
The serial interface on the AD7329 allows the part to be directly
connected to a range of different microprocessors. This section
explains how to interface the AD7329 with some of the most
common microcontroller and DSP serial interface protocols.
The ADSP-21xx family of DSPs interfaces directly to the AD7329
the same supply voltage as that of the ADSP-21xx. This allows
the ADC to operate at a higher supply voltage than its serial
interface. The SPORT0 on the ADSP-21xx should be configured
as shown in Table 16.
Table 16. SPORT0 Control Register Setup
Setting
Description
TFSW = RFSW = 1
Alternative framing
INVRFS = INVTFS = 1
Active low frame signal
DTYPE = 00
Right justify data
SLEN = 1111
16-bit data-word
ISCLK = 1
Internal serial clock
TFSR = RFSR = 1
Frame every word
IRFS = 0
Internal receive frame sync
ITFS = 1
Internal transmit frame sync
The connection diagram is shown in Figure 58. The ADSP-21xx
has TFS0 and RFS0 tied together. TFS0 is set as an output, and
RFS0 is set as an input. The DSP operates in alternative framing
mode, and the SPORT0 control register is set up as described in
Table 16. The frame synchronization signal generated on TFS is
tied to CS and, as with all signal processing applications, requires
equidistant sampling. However, as in this example, the timer
interrupt is used to control the sampling rate of the ADC, and
under certain conditions equidistant sampling cannot be achieved.
AD73291
ADSP-21xx1
SCLK
SCLK0
CS
TFS0
RFS0
DOUT
DIN
DT0
DR0
VDD
VDRIVE
1ADDITIONAL PINS OMITTED FOR CLARITY.
05402-
053
Figure 58. Interfacing the AD7329 to the ADSP-21xx
The timer registers are loaded with a value that provides an
interrupt at the required sampling interval. When an interrupt
is received, a value is transmitted with TFS/DT (ADC control
word). The TFS is used to control the RFS and, hence, the
reading of data.
The frequency of the serial clock is set in the SCLKDIV register.
When the instruction to transmit with TFS is given (AX0 =
TX0), the state of the serial clock is checked. The DSP waits
until the SCLK has gone high, low, and high again before
starting the transmission. If the timer and SCLK are chosen so
that the instruction to transmit occurs on or near the rising
edge of SCLK, data can be transmitted immediately or at the
next clock edge.
For example, if the ADSP-21xx has a master clock frequency of
16 MHz and the SCLKDIV register is loaded with the value 3,
an SCLK of 2 MHz is obtained, and eight master clock periods
elapse for every one SCLK period. If the timer registers are
loaded with the value 803, 100.5 SCLKs occur between
interrupts and, subsequently, between transmit instructions.
This situation leads to nonequidistant sampling because the
transmit instruction occurs on an SCLK edge. If the number of
SCLKs between interrupts is an integer of N, equidistant
sampling is implemented by the DSP.
The ADSP-BF53x family of DSPs interfaces directly to the
AD7329 without requiring glue logic, as shown in Figure 59.
The SPORT0 Receive Configuration 1 register should be set up
as outlined in Table 17.
AD73291
ADSP-BF53x1
VDD
VDRIVE
SCLK
RSCLK0
DIN
DT0
DOUT
DR0
CS
RFS0
1ADDITIONAL PINS OMITTED FOR CLARITY.
05402-
054
Figure 59. Interfacing the AD7329 to the ADSP-BF53x
Table 17. SPORT0 Receive Configuration 1 Register
Setting
Description
RCKFE = 1
Sample data with falling edge of RSCLK
LRFS = 1
Active low frame signal
RFSR = 1
Frame every word
IRFS = 1
Internal RFS used
RLSBIT = 0
Receive MSB first
RDTYPE = 00
Zero fill
IRCLK = 1
Internal receive clock
RSPEN = 1
Receive enable
SLEN = 1111
16-bit data-word
TFSR = RFSR = 1
Transmit and receive frame sync
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACC05DRTS | CONN EDGECARD 10POS .100 DIP SLD |
| LQW2BAS10NJ00L | INDUCTOR RF 10NH 600MA 0805 |
| ACC07DREF | CONN EDGECARD 14POS .100 EYELET |
| 0210391054 | CABLE JUMPER 1MM .051M 35POS |
| EVAL-AD7324CBZ | BOARD EVALUATION FOR AD7324CBZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD73311EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311EZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311LEB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73322EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| EVAL-AD73322EZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。