參數(shù)資料
型號(hào)： EVAL-AD7329CBZ
廠商： Analog Devices Inc
文件頁數(shù)： 30/41頁
文件大小： 0K
描述： BOARD EVALUATION FOR AD7329CBZ
標(biāo)準(zhǔn)包裝： 1
系列： iCMOS®
ADC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： 串行
輸入范圍： ±10 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 30mW @ 1MSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7329
已供物品： 板
相關(guān)產(chǎn)品： AD7329BRUZ-REEL7-ND - IC ADC 12BIT+SAR 8CHAN 24-TSSOP
AD7329BRUZ-REEL-ND - IC ADC 12BIT+SAR 8CHAN 24-TSSOP
AD7329BRUZ-ND - IC ADC 12BIT 8CH MUX SPI 24TSSOP
Data Sheet
AD7329
Rev. B | Page 35 of 40
SERIAL INTERFACE
Figure 57 shows the timing diagram for the serial interface of
the AD7329. The serial clock applied to the SCLK pin provides
the conversion clock and controls the transfer of information to
and from the AD7329 during a conversion.
The CS signal initiates the data transfer and the conversion
process. The falling edge of CS puts the track-and-hold section
into hold mode and takes the bus out of three-state. The analog
input signal is then sampled. Once the conversion is initiated,
16 SCLK cycles are required for the conversion to complete.
The track-and-hold section goes back into track mode on the
14th SCLK rising edge. On the 16th SCLK falling edge, the
DOUT line returns to three-state. If the rising edge of CS occurs
before 16 SCLK cycles have elapsed, the conversion is
terminated and the DOUT line returns to three-state. Depending
on where the CS signal is brought high, the addressed register
may update.
Data is clocked into the AD7329 on the SCLK falling edge. The
three MSBs on the DIN line are decoded to select which register
is addressed. The control register is a 12-bit register. If the
control register is addressed by the three MSBs, the data on the
DIN line is loaded into the control on the 15th SCLK rising edge.
If the sequence register or either of the range registers is
addressed, the data on the DIN line is loaded into the addressed
register on the 11th SCLK falling edge.
Conversion data is clocked out of the AD7329 on each SCLK
falling edge. Data on the DOUT line consists of three channel
identifier bits, a sign bit, and a 12-bit conversion result. The
channel identifier bits are used to indicate which channel
corresponds to the conversion result.
If the Weak/Three-State bit is set in the control register, rather
than returning to true three-state upon the 16th SCLK falling
edge, the DOUT line is pulled weakly to the logic level
corresponding to ADD3 of the next serial transfer. This is done
to ensure that the MSB of the next serial transfer is set up in
time for the first SCLK falling edge after the CS falling edge. If
the Weak/Three-State bit is set to 0 and the DOUT line returns
to true three-state between conversions, then depending on the
particular processor interfacing to the AD7329, the ADD3 bit
may be valid in time for the processor to clock it in successfully.
If the Weak/Three-State bit is set to 1, then although the DOUT
line has been driven to ADD3 since the previous conversion, it
is nevertheless so weakly driven that another device could take
control of the bus. This will not lead to a bus contention issue
because, for example, a 10 kΩ pull-up or pull-down resister is
sufficient to overdrive the logic level of ADD3. When the
Weak/Three-State bit is set to 1, the ADD3 is typically valid 9 ns
after the CS falling edge, compared with 14 ns when the DOUT
line returns to three-state at the end of the conversion.
ADD1
1
2
3
4
5
13
14
15
16
WRITE
REG
SEL1
REG
SEL2
LSB
0
MSB
ADD0
SIGN
DB11
DB10
DB2
DB1
DB0
t2
t6
t4
t9
t10
t3
t7
t5
t8
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-
STATE
THREE-STATE
DIN
ADD2
3 IDENTIFICATION BITS
05402-
052
Figure 57. Serial Interface Timing Diagram (Control Register Write)
相關(guān)PDF資料
PDF描述
ACC05DRTS CONN EDGECARD 10POS .100 DIP SLD
LQW2BAS10NJ00L INDUCTOR RF 10NH 600MA 0805
ACC07DREF CONN EDGECARD 14POS .100 EYELET
0210391054 CABLE JUMPER 1MM .051M 35POS
EVAL-AD7324CBZ BOARD EVALUATION FOR AD7324CBZ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD73311EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311EZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311LEB 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73322EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
EVAL-AD73322EZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*