參數(shù)資料
型號: EPF10K100B
英文描述: Programmable Logic
中文描述: 可編程邏輯
文件頁數(shù): 76/138頁
文件大?。?/td> 2116K
代理商: EPF10K100B
42
Altera Corporation
FLEX 10K Embedded Programmable Logic Family Data Sheet
Figure 18 shows the timing requirements for the JTAG signals.
Figure 18. JTAG Waveforms
Table 16 shows the timing parameters and values for FLEX 10K devices.
Table 16. JTAG Timing Parameters & Values
Symbol
Parameter
Min
Max
Unit
tJCP
TCK
clock period
100
ns
tJCL
TCK
clock low time
50
ns
tJPSU
JTAG port setup time
20
ns
tJPH
JTAG port hold time
45
ns
tJPCO
JTAG port clock to output
25
ns
tJPZX
JTAG port high impedance to valid output
25
ns
tJPXZ
JTAG port valid output to high impedance
25
ns
tJSSU
Capture register setup time
20
ns
tJSH
Capture register hold time
45
ns
tJSCO
Update register clock to output
35
ns
tJSZX
Update register high-impedance to valid output
35
ns
tJSXZ
Update register valid output to high impedance
35
ns
TDO
TCK
tJPZX
t
JPCO
tJPH
t JPXZ
tJCP
tJPSU
t JCL
tJCH
TDI
TMS
Signal
to Be
Captured
Signal
to Be
Driven
t
JSZX
tJSSU
tJSH
t
JSCO
tJSXZ
相關(guān)PDF資料
PDF描述
EPF10K200S Programmable Logic
EPF10K130EFC484-3 Field Programmable Gate Array (FPGA)
EPF10K130EFC672-1 Field Programmable Gate Array (FPGA)
EPF10K130EFC672-1X Field Programmable Gate Array (FPGA)
EPF10K130EFC672-2 Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K100BFC256-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF10K100BFC256-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BFC256-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF10K100BFC256-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BFC256-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC