參數(shù)資料
型號(hào): EPF10K100B
英文描述: Programmable Logic
中文描述: 可編程邏輯
文件頁(yè)數(shù): 106/138頁(yè)
文件大?。?/td> 2116K
代理商: EPF10K100B
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)
Altera Corporation
7
FLEX 10K Embedded Programmable Logic Family Data Sheet
f For more information, see the following documents:
s
FLEX 10K devices are supported by Quartus and MAX+PLUS II
development systems; a single, integrated package that offers schematic,
text (including AHDL), and waveform design entry, compilation and
logic synthesis, full simulation and worst-case timing analysis, and device
configuration. The Quartus and MAX+PLUS II software provides
EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for
additional design entry and simulation support from other industry-
standard PC- and UNIX workstation-based EDA tools.
The Quartus and MAX+PLUS II software works easily with common gate
array EDA tools for synthesis and simulation. For example, the
MAX+PLUS II software can generate Verilog HDL files for simulation
with tools such as Cadence Verilog-XL. Additionally, the Quartus and
MAX+PLUS II software contains EDA libraries that use device-specific
features such as carry chains which are used for fast counter and
arithmetic functions. For instance, the Synopsys Design Compiler library
supplied with the Quartus and MAX+PLUS II development systems
include DesignWare functions that are optimized for the FLEX 10K
architecture.
The MAX+PLUS II development system runs on Windows-based PCs and
Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000
workstations, and the Quartus development system runs on Windows-
based PCs and Sun SPARCstation and HP 9000 Series 700 workstations.
Data Sheet for more information.
Functional
Description
Each FLEX 10K device contains an embedded array to implement
memory and specialized logic functions, and a logic array to implement
general logic.
The embedded array consists of a series of EABs. When implementing
memory functions, each EAB provides 2,048 bits, which can be used to
create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions.
When implementing logic, each EAB can contribute 100 to 600 gates
towards complex logic functions, such as multipliers, microcontrollers,
state machines, and DSP functions. EABs can be used independently, or
multiple EABs can be combined to implement larger functions.
相關(guān)PDF資料
PDF描述
EPF10K200S Programmable Logic
EPF10K130EFC484-3 Field Programmable Gate Array (FPGA)
EPF10K130EFC672-1 Field Programmable Gate Array (FPGA)
EPF10K130EFC672-1X Field Programmable Gate Array (FPGA)
EPF10K130EFC672-2 Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K100BFC256-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF10K100BFC256-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BFC256-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF10K100BFC256-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BFC256-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC