參數(shù)資料
型號: EP20K60ETI144-2ES
英文描述: FPGA
中文描述: FPGA的
文件頁數(shù): 17/114頁
文件大?。?/td> 1623K
代理商: EP20K60ETI144-2ES
Altera Corporation
113
APEX 20K Programmable Logic Device Family Data Sheet
SRAM configuration elements allow APEX 20K devices to be
reconfigured in-circuit by loading new configuration data into the device.
Real-time reconfiguration is performed by forcing the device into
command mode with a device pin, loading different configuration data,
reinitializing the device, and resuming user-mode operation. In-field
upgrades can be performed by distributing new configuration files.
Configuration Schemes
The configuration data for an APEX 20K device can be loaded with one of
five configuration schemes (see Table 115), chosen on the basis of the
target application. An EPC2 or EPC16 configuration device, intelligent
controller, or the JTAG port can be used to control the configuration of an
APEX 20K device. When a configuration device is used, the system can
configure automatically at system power-up.
Multiple APEX 20K devices can be configured in any of five configuration
schemes by connecting the configuration enable (nCE) and configuration
enable output (nCEO) pins on each device.
f For more information on configuration, see Application Note 116
(Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.)
Device Pin-
Outs
See the Altera web site (http://www.altera.com) or the Altera Digital
Library
for pin-out information.
Revision
History
The information contained in the APEX 20K Programmable Logic Device
Family Data Sheet version 3.7 supersedes information published in previous
versions.
Version 3.7 Changes
s
Added Tables 37 through 43.
Table 115. Data Sources for Configuration
Configuration Scheme
Data Source
Configuration device
EPC1, EPC2, EPC16 configuration devices
Passive serial (PS)
MasterBlaster or ByteBlasterMV download cable or serial data source
Passive parallel asynchronous (PPA)
Parallel data source
Passive parallel synchronous (PPS)
Parallel data source
JTAG
MasterBlaster or ByteBlasterMV download cable or a microprocessor
with a Jam or JBC File
相關(guān)PDF資料
PDF描述
EP20K60ETI144-3ES Dual Voltage Monitor with Intergrated CPU Supervisor
EP20K100ERI208-1ES Single Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 8-MSOP
EP20K100ERI208-2ES Single Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 8-MSOP
EP20K100ERI208-3ES FPGA
EP20K100ERI240-1ES FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K60ETI144-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP2101-7R 制造商:Power-One 功能描述:DC/DC PS DUAL-OUT 3.3V/5.1V 20A/18A 91W 15PIN - Bulk
EP2101-9R 功能描述:EURO-CASSETTE 110W 3.3V + 5.1V RoHS:否 類別:電源 - 外部/內(nèi)部(非板載) >> DC DC Converters 系列:* 標準包裝:1 系列:Quint 類型:隔離 輸入電壓:24V 輸出:24V 輸出數(shù):1 輸出 - 1 @ 電流(最大):24 VDC @ 50A 輸出 - 2 @ 電流(最大):- 輸出 - 3 @ 電流(最大):- 輸出 - 4 @ 電流(最大):- 功率(瓦特):1200W 安裝類型:底座安裝 工作溫度:0°C ~ 40°C 效率:- 封裝/外殼:模塊 尺寸/尺寸:4.33" L x 9.09" W x 6.14" H(110mm x 231mm x 156mm) 包裝:散裝 電源(瓦特)- 最大:1200W 批準:- 其它名稱:277-69722866365-NDQUINT-BAT/24DC/12AH
EP21-6.9KOHMS.1PCT 制造商: 功能描述: 制造商:undefined 功能描述:
EP21FPD1ABE 制造商:ITT 制造商全稱:ITT Industries 功能描述:Sealed Tiny Pushbutton Switches