
Altera Corporation
11–17
July 2005
Stratix Device Handbook, Volume 2
Configuring Stratix & Stratix GX Devices
Figure 11–7. Configuring with a Combined PS & Configuration Device Scheme
(1)
You should connect the pull-up resistor to the same supply voltage as the configuration device.
(2)
The pull-up resistors on the DATA0 and DCLK pins are only needed if the download cable is the only configuration
scheme used on the board. This is to ensure that the DATA0 and DCLK pins are not left floating after configuration.
For example, if the design also uses a configuration device, the pull-up resistors on the DATA0 and DCLK pins are
not necessary.
(3)
Pin 6 of the header is a VIO reference voltage for the MasterBlaster output driver. VIO should match the target
device’s VCCIO. This is a no-connect pin for the ByteBlasterMV header.
(4)
You should not attempt configuration with a download cable while a configuration device is connected to a Stratix
or Stratix GX device. Instead, you should either remove the configuration device from its socket when using the
download cable or place a switch on the five common signals between the download cable and the configuration
device. Remove the download cable when configuring with a configuration device.
(5)
If nINIT_CONF is not used, nCONFIG must be pulled to VCC either directly or through a resistor.
(6)
If external pull-ups are used on CONF_DONE and nSTATUS pins, they should always be 10 k
Ω resistors. You can use
the internal pull-ups of the configuration device only if the CONF_DONE and nSTATUS signals are pulled-up to 3.3 V
or 2.5 V (not 1.8 V or 1.5 V).
f
For more information on how to use the MasterBlaster or ByteBlasterMV
cables, see the following documents:
■
USB-Blaster USB Port Download Cable Data Sheet
■
MasterBlaster Serial/USB Communications Cable Data Sheet
■
ByteBlasterMV Parallel Port Download Cable Data Sheet
■
ByteBlaster II Parallel Port Download Cable Data Sheet
Stratix or Stratix GX Device
MSEL0
nCE
nCONFIG
CONF_DONE
DCLK
nCEO
GND
Download Cable
10-Pin Male Header
(PS Mode)
VCC
VCC (1)
nSTATUS
DATA0
MSEL1
10 k
Ω
10 k
Ω
10 k
Ω
10 k
Ω
Pin 1
DCLK
DATA
OE
nCS
nINIT_CONF
(5)
Configuration
Device
(4)
GND
VIO
(3)
N.C.
(1)
GND
MSEL2
VCC
(6)
10 k
Ω
(6)
(2)
(6)