- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384283 > EDS6432AFTA-75TI-E (ELPIDA MEMORY INC) 64M bits SDRAM WTR (Wide Temperature Range) PDF資料下載
參數(shù)資料
| 型號(hào)： | EDS6432AFTA-75TI-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 64M bits SDRAM WTR (Wide Temperature Range) |
| 中文描述： | 2M X 32 SYNCHRONOUS DRAM, 5.4 ns, PDSO86 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-86 |
| 文件頁(yè)數(shù)： | 5/49頁(yè) |
| 文件大?。?/td> | 707K |
| 代理商： | EDS6432AFTA-75TI-E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)
EDS6432AFTA-TI
DC Characteristics 1 (TA = –40 to +85
°
C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
Parameter
Symbol
Preliminary Data Sheet E0630E10 (Ver. 1.0)
5
Grade
max.
Unit
Test condition
Burst length = 1
tRC = tRC (min.)
CKE = VIL,
tCK = tCK (min.)
Notes
Operating current
IDD1
100
mA
1, 2, 3
Standby current in power down
IDD2P
3
mA
6
Standby current in power down
(input signal stable)
Standby current in non power
down
Standby current in non power
down (input signal stable)
Active standby current in power
down
Active standby current in power
down (input signal stable)
Active standby current in non
power down
Active standby current in non
power down (input signal stable)
IDD2PS
2
mA
CKE = VIL, tCK =
∞
7
IDD2N
20
mA
CKE, /CS = VIH,
tCK = tCK (min.)
CKE = VIH, tCK =
∞
,
/CS = VIH
CKE = VIL,
tCK = tCK (min.)
4
IDD2NS
9
mA
8
IDD3P
4
mA
1, 2, 6
IDD3PS
3
mA
CKE = VIL, tCK =
∞
2, 7
IDD3N
40
mA
CKE, /CS = VIH,
tCK = tCK (min.)
CKE = VIH, tCK =
∞
,
/CS = VIH
tCK = tCK (min.),
BL = 4
1, 2, 4
IDD3NS
30
mA
2, 8
Burst operating current
IDD4
130
mA
1, 2, 5
Refresh current
IDD5
220
mA
tRC = tRC (min.)
3
Self refresh current
IDD6
1.5
mA
VIH
≥
VDD – 0.2V
VIL
≤
0.2V
Notes: 1. IDD depends on output load condition when the device is selected. IDD (max.) is specified at the output
open condition.
2. One bank operation.
3. Input signals are changed once per one clock.
4. Input signals are changed once per two clocks.
5. Input signals are changed once per four clocks.
6. After power down mode, CLK operating current.
7. After power down mode, no CLK operating current.
8. Input signals are VIH or VIL fixed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDX5116ABSE-3B-E | 512M bits XDR DRAM (32M words ?16 bits) |
| EDX5116ABSE-2A-E | 512M bits XDR DRAM (32M words ?16 bits) |
| EDX5116ABSE-3A-E | 512M bits XDR DRAM (32M words ?16 bits) |
| EDX5116ABSE | 512M bits XDR DRAM (32M words ?16 bits) |
| EDX5116ABSE-3C-E | 512M bits XDR DRAM (32M words ?16 bits) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS6432AFTA-TI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM WTR (Wide Temperature Range) |
| EDS6432CFBH | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (2M words x 32 bits) |
| EDS6432CFBH-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (2M words x 32 bits) |
| EDS6432CFTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (2M words x 32 bits) |
| EDS6432CFTA-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (2M words x 32 bits) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。