- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384283 > EDS6432AFTA-75TI-E (ELPIDA MEMORY INC) 64M bits SDRAM WTR (Wide Temperature Range) PDF資料下載
參數(shù)資料
| 型號： | EDS6432AFTA-75TI-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 64M bits SDRAM WTR (Wide Temperature Range) |
| 中文描述： | 2M X 32 SYNCHRONOUS DRAM, 5.4 ns, PDSO86 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-86 |
| 文件頁數(shù)： | 21/49頁 |
| 文件大?。?/td> | 707K |
| 代理商： | EDS6432AFTA-75TI-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
EDS6432AFTA-TI
Preliminary Data Sheet E0630E10 (Ver. 1.0)
21
Mode Register Configuration
Mode Register Set
The mode register is set by the input to the address pins (A0 to A10, BA0 and BA1) during mode register set cycles.
The mode register consists of five sections, each of which is assigned to address pins.
BA1, BA0, A8, A9, A10: (OPCODE): The SDRAM has two types of write modes. One is the burst write mode, and
the other is the single write mode. These bits specify write mode.
Burst read and burst write: Burst write is performed for the specified burst length starting from the column address
specified in the write cycle.
Burst read and single write: Data is only written to the column address specified during the write cycle, regardless of
the burst length.
A7: Keep this bit Low at the mode register set cycle. If this pin is high, the vender test mode is set.
A6, A5, A4: (LMODE): These pins specify the /CAS latency.
A3: (BT): A burst type is specified.
A2, A1, A0: (BL): These pins specify the burst length.
A2
A1
A0
Burst length
BT=0
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
1
2
4
8
R
R
1
1
1
BT=1
1
2
4
8
R
R
1
1
0
R
R
R
A3
0
1
Sequential
Interleave
Burst type
A6 A5
0
0
0
0
1
A4
0
1
0
1
X
CAS latency
R
R
2
3
R
0
0
1
1
X
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
OPCODE
0
LMODE
BT
BL
A9
0
0
1
R
Write mode
Burst read and burst write
A8
0
1
0
Burst read and single write
1
X
X
X
R
R
R
R
1
X
X
X
F.P.: Full Page
R is Reserved (inhibit)
X: 0 or 1
A10
A10
0
X
X
X
X
X
X
BA0
BA1
BA1
BA0
0
0
0
0
1
0
1
0
0
0
0
0
1
1
F.P.
Mode Register Set
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDX5116ABSE-3B-E | 512M bits XDR DRAM (32M words ?16 bits) |
| EDX5116ABSE-2A-E | 512M bits XDR DRAM (32M words ?16 bits) |
| EDX5116ABSE-3A-E | 512M bits XDR DRAM (32M words ?16 bits) |
| EDX5116ABSE | 512M bits XDR DRAM (32M words ?16 bits) |
| EDX5116ABSE-3C-E | 512M bits XDR DRAM (32M words ?16 bits) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS6432AFTA-TI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM WTR (Wide Temperature Range) |
| EDS6432CFBH | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (2M words x 32 bits) |
| EDS6432CFBH-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (2M words x 32 bits) |
| EDS6432CFTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (2M words x 32 bits) |
| EDS6432CFTA-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (2M words x 32 bits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。