參數(shù)資料
型號: EDS5116ABTA-6B
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 512M bits SDRAM
中文描述: 32M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
封裝: PLASTIC, TSOP2-54
文件頁數(shù): 6/52頁
文件大?。?/td> 564K
代理商: EDS5116ABTA-6B
EDS5104ABTA, EDS5108ABTA, EDS5116ABTA
Preliminary Data Sheet E0250E10 (Ver. 1.0)
6
Pin Capacitance (TA = 25°C, VDD, VDDQ = 3.3V ± 0.3V)
Parameter
Symbol
Pins
min.
Typ
max.
Unit
Notes
Input capacitance
CI1
CLK
Address, CKE, /CS, /RAS,
/CAS, /WE, DQM,
DQ
2.5
3.5
pF
1, 2, 4
CI2
2.5
3.8
pF
1, 2, 4
Data input/output capacitance
CI/O
4
6.5
pF
1, 2, 3, 4
Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. Measurement condition: f = 1MHz, 1.4V bias, 200mV swing.
3. DQM = VIH to disable DOUT.
4. This parameter is sampled and not 100% tested.
AC Characteristics (TA = 0 to +70
°
C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
-6B
-7A
-75
Parameter
Symbol min.
max.
min.
max.
min.
max.
Unit Notes
System clock cycle time
tCK
6.0
7.5
7.5
ns
1
CLK high pulse width
tCH
2.5
2.5
2.5
ns
1
CLK low pulse width
tCL
2.5
2.5
2.5
ns
1
Access time from CLK
tAC
5.0
5.4
5.4
ns
1, 2
Data-out hold time
tOH
2.5
3.0
3.0
ns
1, 2
CLK to Data-out low impedance
tLZ
1
1
1
ns
1, 2, 3
CLK to Data-out high impedance
tHZ
5.4
5.4
5.4
ns
1, 4
Input setup time
tSI
1.5
1.5
1.5
ns
1
Input hold time
Ref/Active to Ref/Active command
period
Active to Precharge command
period
Active command to column
command (same bank)
Precharge to active command
period
Write recovery or data-in to
precharge lead time
tHI
0.8
0.8
0.8
ns
1
tRC
60
60
67.5
ns
1
tRAS
42
120000
45
120000
45
120000
ns
1
tRCD
18
15
20
ns
1
tRP
18
15
20
ns
1
tDPL
12
15
15
ns
1
Last data into active latency
tDAL
2CLK +
18ns
2CLK +
15ns
2CLK +
20ns
Active (a) to Active (b) command
period
Transition time (rise and fall)
Refresh period
(8192 refresh cycles)
Notes: 1. AC measurement assumes tT = 0.5ns. Reference level for timing of input signals is 1.4V.
2. Access time is measured at 1.4V. Load condition is CL = 50pF.
3. tLZ (min.) defines the time at which the outputs achieves the low impedance state.
4. tHZ (max.) defines the time at which the outputs achieves the high impedance state.
tRRD
12
15
15
ns
1
tT
0.5
5
0.5
5
0.5
5
ns
tREF
64
64
64
ms
相關(guān)PDF資料
PDF描述
EDS5116ABTA-75 512M bits SDRAM
EDS5116ABTA-7A 512M bits SDRAM
EDS5104ABTA-6B RP15 (F) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; 2:1 Wide Input Voltage Range; 15 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Standard 50.8 x25.4x10.2mm Package; Efficiency to 88%
EDS5108ABTA-6B 512M bits SDRAM
EDS5104ABTA-75 512M bits SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDS5116ABTA-75 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits SDRAM
EDS5116ABTA-7A 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits SDRAM
EDS51321DBH-6DTS-F 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits Mobile RAM? WTR (Wide Temperature Range)
EDS51321DBH-7BTS-F 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits Mobile RAM? WTR (Wide Temperature Range)
EDS51321DBH-TS 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits Mobile RAM? WTR (Wide Temperature Range)