參數(shù)資料
型號: EDS5108ABTA-6B
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 512M bits SDRAM
中文描述: 64M X 8 SYNCHRONOUS DRAM, 5 ns, PDSO54
封裝: PLASTIC, TSOP2-54
文件頁數(shù): 28/52頁
文件大?。?/td> 564K
代理商: EDS5108ABTA-6B
EDS5104ABTA, EDS5108ABTA, EDS5116ABTA
Preliminary Data Sheet E0250E10 (Ver. 1.0)
28
Write operation
Burst write or single write mode is selected by the OPCODE of the mode register.
1. Burst write: A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the
same clock as a write command set. (The latency of data input is 0 clock.) The burst length can be set to 1, 2, 4
and 8, like burst read operations. The write start address is specified by the column address and the bank select
address at the write command set cycle.
WRIT
CLK
Command
DQ
ACT
Row
Column
in 0
in 6
in 7
Address
in 1
in 4
in 5
in 3
BL = 1
BL = 2
BL = 4
BL = 8
tRCD
in 0
in 0
in 0
in 1
in 1
in 2
in 2
in 3
CL = 2, 3
Burst write
2. Single write: A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write
operation, data is only written to the column address and the bank select address specified by the write
command set cycle without regard to the burst length setting. (The latency of data input is 0 clock).
WRIT
CLK
Command
DQ
ACT
Row
Column
in 0
Address
tRCD
Single write
相關(guān)PDF資料
PDF描述
EDS5104ABTA-75 512M bits SDRAM
EDS5108ABTA-75 512M bits SDRAM
EDS5104ABTA-7A 512M bits SDRAM
EDS5108ABTA-7A 512M bits SDRAM
EDS5108ABTA 512M bits SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDS5108ABTA-75 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits SDRAM
EDS5108ABTA-7A 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits SDRAM
EDS5116ABTA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits SDRAM
EDS5116ABTA-6B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits SDRAM
EDS5116ABTA-75 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits SDRAM