- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384281 > EDS1232AATA-75L-E (ELPIDA MEMORY INC) 128M bits SDRAM (4M words x 32 bits) PDF資料下載
參數(shù)資料
| 型號： | EDS1232AATA-75L-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits SDRAM (4M words x 32 bits) |
| 中文描述： | 4M X 32 SYNCHRONOUS DRAM, 5.4 ns, PDSO86 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-86 |
| 文件頁數(shù)： | 35/55頁 |
| 文件大?。?/td> | 564K |
| 代理商： | EDS1232AATA-75L-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
EDS1232CABB, EDS1232CATA
Preliminary Data Sheet E0247E40 (Ver. 4.0)
35
Read command to Write command interval
1. Same bank, same ROW address: When the write command is executed at the same ROW address of the same
bank as the preceding read command, the write command can be performed after an interval of no less than 1
clock. However, DQM must be set High so that the output buffer becomes High-Z before data input.
CLK
Command
DQ (output)
in B2
in B3
READ
WRIT
in B0
in B1
High-Z
DQ (input)
CL=2
CL=3
DQM
BL = 4
Burst write
READ to WRITE Command Interval (1)
CLK
Command
DQ
READ
WRIT
CL=2
CL=3
DQM
2 clock
out
out
out
out
out
in
in
in
in
in
in
in
in
READ to WRITE Command Interval (2)
2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be
executed; it is necessary to separate the two commands with a precharge command and a bank active
command.
3. Different bank: When the bank changes, the write command can be performed after an interval of no less than 1
cycle, provided that the other bank is in the bank active state. However, DQM must be set High so that the
output buffer becomes High-Z before data input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDS1232AABB-60-E | 128M bits SDRAM |
| EDS1232CASE | 128M bits SDRAM (4M words x 32 bits) |
| EDS1232AABB | 128M bits SDRAM |
| EDS1232AABB-60L-E | 128M bits SDRAM |
| EDS1232AABB-75-E | 128M bits SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS1232AATA-75MI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
| EDS1232AATA-75TI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
| EDS1232AATA-MI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
| EDS1232AATA-TI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
| EDS1232AHTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。