參數(shù)資料
型號: EDS1232AASE-75-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: ER 6C 3#16 3#8 SKT RECP
中文描述: 4M X 32 SYNCHRONOUS DRAM, 5.4 ns, PBGA90
封裝: ROHS COMPLIANT, FBGA-90
文件頁數(shù): 24/55頁
文件大小: 564K
代理商: EDS1232AASE-75-E
EDS1232CABB, EDS1232CATA
Preliminary Data Sheet E0247E40 (Ver. 4.0)
24
Mode Register
WT = 1
1
2
4
8
R
R
R
R
1
0
0
0
0
JEDEC Standard Test Set (refresh counter test)
BL
WT
LTMODE
0
0
1
x
x
Burst Read and Single Write
(for Write Through Cache)
0
1
Use in future
V
V
V
V
V
V
1
V
1
x
x
x
Vender Specific
BL
WT
LTMODE
0
0
0
0
0
Mode Register Set
V = Valid
x = Don’t care
WT = 0
1
2
4
8
R
R
R
Full page
Bits2-0
000
001
010
011
100
101
110
111
Burst length
Sequential
Interleave
0
1
Wrap type
/CAS latency
R
R
2
3
R
R
R
R
Bits6-4
000
001
010
011
100
101
110
111
Latency
mode
0
0
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
BA0
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
BA0
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
BA0
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
BA0
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
BA0
x
x
x
x
0
0
Remark
R : Reserved
CLK
CKE
/CS
/RAS
/CAS
/WE
A0 - A11,
BA0(13), BA1(A12)
Mode Register Set
Mode Register Set Timing
相關PDF資料
PDF描述
EDS1232AASE-75L-E ER 2C 2#8 SKT RECP LINE
EDS1232CABB-1AL-E 128M bits SDRAM
EDS1232AABB-75L-E 128M bits SDRAM
EDS1232CABB-75L-E 128M bits SDRAM
EDS1232AATA-75L-E 128M bits SDRAM (4M words x 32 bits)
相關代理商/技術參數(shù)
參數(shù)描述
EDS1232AASE-75L-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits)
EDS1232AATA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM
EDS1232AATA-60 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits)
EDS1232AATA-60-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits)
EDS1232AATA-60L 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM