- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384281 > EDS1232AASE-75-E (ELPIDA MEMORY INC) ER 6C 3#16 3#8 SKT RECP PDF資料下載
參數(shù)資料
| 型號(hào)： | EDS1232AASE-75-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | ER 6C 3#16 3#8 SKT RECP |
| 中文描述： | 4M X 32 SYNCHRONOUS DRAM, 5.4 ns, PBGA90 |
| 封裝： | ROHS COMPLIANT, FBGA-90 |
| 文件頁數(shù)： | 20/55頁 |
| 文件大小： | 564K |
| 代理商： | EDS1232AASE-75-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
EDS1232CABB, EDS1232CATA
Preliminary Data Sheet E0247E40 (Ver. 4.0)
20
Current state
/CS /RAS /CAS /WE Address
Command
Operation
Notes
Write recovering H
×
×
×
×
×
DESL
Nop
→
Enter row active after tDPL
Nop
→
Enter row active after tDPL
L
H
H
H
NOP
L
H
H
L
×
BST
READ/READA
Nop
→
Enter row active after tDPL
L
H
L
H
BA, CA, A10
Start read, Determine AP
8
L
H
L
L
BA, CA, A10
WRIT/ WRITA
New write, Determine AP
L
L
H
H
BA, RA
ACT
ILLEGAL
3
L
L
H
L
BA, A10
PRE/PALL
ILLEGAL
3
L
L
L
H
×
REF/SELF
ILLEGAL
Write recovering H
L
L
L
L
OPCODE
MRS
ILLEGAL
×
×
×
×
DESL
Nop
→
Enter precharge after tDPL
with auto
L
H
H
H
×
NOP
Nop
→
Enter precharge after tDPL
precharge
L
H
H
L
×
BST
Nop
→
Enter row active after tDPL
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL
L
H
L
L
BA, CA, A10
WRIT/WRITA
ILLEGAL
3, 8
L
L
H
H
BA, RA
ACT
ILLEGAL
3
L
L
H
L
BA, A10
PRE/PALL
ILLEGAL
3
L
L
L
H
×
REF/SELF
ILLEGAL
Refresh
L
L
L
L
OPCODE
MRS
ILLEGAL
H
×
×
×
×
DESL
Nop
→
Enter idle after tRC
L
H
H
H
×
NOP/BST
Nop
→
Enter idle after tRC
L
H
H
L
×
READ/READA
ILLEGAL
L
H
L
H
×
ACT/PRE/PALL ILLEGAL
Mode register
L
H
L
L
×
REF/SELF/MRS ILLEGAL
H
×
×
×
×
DESL
Nop
→
Enter idle after tRSC
accessing
L
H
H
H
×
NOP
Nop
→
Enter idle after tRSC
L
H
H
L
×
BST
ILLEGAL
L
H
L
H
×
READ/READA
ACT/PRE/PLL/
ILLEGAL
L
L
L
L
×
Remark: H: VIH. L: VIL.
×
: VIH or VIL, V = Valid data
BA: Bank Address, CA: Column Address, RA: Row Address
Notes: 1. All entries assume that CKE was active (High level) during the preceding clock cycle.
2. If all banks are idle, and CKE is inactive (Low level), the Synchronous DRAM will enter Power down
mode.
3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA),
depending on the state of that bank.
4. If all banks are idle, and CKE is inactive (Low level), the Synchronous DRAM will enter Self refresh mode.
All input buffers except CKE will be disabled.
5. Illegal if tRCD is not satisfied.
6. Illegal if tRAS is not satisfied.
7. Must satisfy burst interrupt condition.
8. Must satisfy bus contention, bus trun around, and/or write recovery requirements.
9. Must mask preceding data which don’t satisfy tDPL.
10. Illegal if tRRD is not satisfied.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDS1232AASE-75L-E | ER 2C 2#8 SKT RECP LINE |
| EDS1232CABB-1AL-E | 128M bits SDRAM |
| EDS1232AABB-75L-E | 128M bits SDRAM |
| EDS1232CABB-75L-E | 128M bits SDRAM |
| EDS1232AATA-75L-E | 128M bits SDRAM (4M words x 32 bits) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS1232AASE-75L-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
| EDS1232AATA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AATA-60 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
| EDS1232AATA-60-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
| EDS1232AATA-60L | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。