- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄357776 > EDI88130LPS17CM (WHITE ELECTRONIC DESIGNS CORP) 128K X 8 STANDARD SRAM, 17 ns, CDIP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | EDI88130LPS17CM |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | SRAM |
| 英文描述： | 128K X 8 STANDARD SRAM, 17 ns, CDIP32 |
| 封裝： | 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32 |
| 文件頁(yè)數(shù)： | 3/9頁(yè) |
| 文件大?。?/td> | 499K |
| 代理商： | EDI88130LPS17CM |
3
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
EDI88130CS
March 2002
Rev. 11
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
Parameter
Read Cycle Time
Address Access Time
Chip Enable Access Time
Chip Enable Access Time
Chip Enable to Output in Low Z (1)
Symbol
25ns
35ns
45ns
55ns
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
JEDEC
t
AVAV
t
AVQV
t
E1LQV
t
E2HQV
t
E1LQX
t
E2HQX
t
E1HQZ
t
E2LQZ
t
AVQX
t
GLQV
t
GLQX
t
GHQZ
t
E1LICCH
t
E2HICCH
t
E1HICCL
t
E2LICCL
Alt.
t
RC
t
AA
t
ACS
t
ACS
t
CLZ
t
CLZ
t
CHZ
t
CHZ
t
OH
t
OE
t
OLZ
t
OHZ
t
PU
t
PU
t
PD
t
PD
Min
25
Max
Min
35
Max
Min
45
Max
Min
55
Max
25
25
25
35
35
35
45
45
45
55
55
55
5
5
5
5
5
5
5
5
Chip Disable to Output in Low Z (1)
10
10
15
15
20
20
20
20
Output Hold from Address Change
Output Enable to Output Valid
Output Enable to Output in Low Z (1)
Output Disable to Output in High Z(1)
Chip Enable to Power Up (1)
0
0
0
0
10
15
20
25
0
0
0
0
10
15
20
20
0
0
0
0
0
0
0
0
Chip Enable to Power Down (1)
25
25
35
35
45
45
55
55
1. This parameter is guaranteed by design but not tested.
AC CHARACTERISTICS – READ CYCLE (15 to 20ns)
V
CC
= 5.0V, Vss = 0V, -55°C
≤
T
A
≤
+125°C
Symbol
JEDEC
Alt.
Min
t
AVAV
t
RC
15
t
AVQV
t
AA
t
E1LQV
t
E2HQV
t
ACS
Chip Enable to Output in Low Z (1)
t
E1LQX
t
E2HQX
Chip Disable to Output in Low Z (1)
t
E1HQZ
t
E2LQZ
Output Hold from Address Change
t
AVQX
Output Enable to Output Valid
t
GLQV
Output Enable to Output in Low Z (1)
t
GLQX
Output Disable to Output in High Z(1)
t
GHQZ
Chip Enable to Power Up (1)
t
E1LICCH
t
E2HICCH
Chip Enable to Power Down (1)
t
E1HICCL
t
E2LICCL
1. This parameter is guaranteed by design but not tested.
* 15ns access time is advanced information, contact factory for availability.
Parameter
Read Cycle Time
Address Access Time
Chip Enable Access Time
15ns*
17ns
20ns
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Max
Min
17
Max
Min
20
Max
15
15
15
17
17
17
20
20
20
t
ACS
t
CLZ
t
CLZ
t
CHZ
t
CHZ
t
OH
t
OE
t
OLZ
t
OHZ
t
PU
t
PU
t
PD
t
PD
5
5
5
5
5
5
6
6
7
7
8
8
3
3
3
6
6
7
0
0
0
5
6
8
0
0
0
0
0
0
15
15
17
17
20
20
AC CHARACTERISTICS – READ CYCLE (25 to 55ns)
V
CC
= 5.0V, Vss = 0V, -55°C
≤
T
A
≤
+125°C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDI88130LPS35CC | 128K X 8 STANDARD SRAM, 35 ns, CDIP32 |
| EDI88257LPA45CI | 256K X 8 STANDARD SRAM, 45 ns, CDIP32 |
| EDI88257LPA55CM | 256K X 8 STANDARD SRAM, 55 ns, CDIP32 |
| EDI8C32128LP35JM | 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQCC68 |
| EDI8F1664CA30M6C | 128K X 8 MULTI DEVICE SRAM MODULE, 30 ns, DMA40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDI88130LPS20CB | 制造商:Microsemi Corporation 功能描述:128K X 8 SRAM MONOLITHIC, DUAL CHIP SELECT, 5V, LOW POWER, 2 - Bulk |
| EDI88130LPS20CI | 制造商:Microsemi Corporation 功能描述:128K X 8 SRAM MONOLITHIC, DUAL CHIP SELECT, 5V, LOW POWER, 2 - Bulk |
| EDI88130LPS20FB | 制造商:Microsemi Corporation 功能描述:128K X 8 SRAM MONOLITHIC, DUAL CHIP SELECT, 5V, LOW POWER, 2 - Bulk |
| EDI88130LPS20LB | 制造商:Microsemi Corporation 功能描述:128K X 8 SRAM MONOLITHIC, DUAL CHIP SELECT, 5V, LOW POWER, 2 - Bulk |
| EDI88130LPS20LI | 制造商:Microsemi Corporation 功能描述:128K X 8 SRAM MONOLITHIC, DUAL CHIP SELECT, 5V, LOW POWER, 2 - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。