- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384280 > EDE5116AJBG-8E-E (ELPIDA MEMORY INC) 512M bits DDR2 SDRAM PDF資料下載
參數資料
| 型號： | EDE5116AJBG-8E-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 512M bits DDR2 SDRAM |
| 中文描述： | 32M X 16 DDR DRAM, 0.4 ns, PBGA84 |
| 封裝： | ROHS COMPLIANT, FBGA-84 |
| 文件頁數： | 20/77頁 |
| 文件大小： | 589K |
| 代理商： | EDE5116AJBG-8E-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
EDE5108AJBG, EDE5116AJBG
Preliminary Data Sheet E1044E20 (Ver. 2.0)
20
Input Slew Rate Derating
For all input signals the total tIS, tDS (setup time) and tIH, tDH (hold time) required is calculated by adding the data
sheet tIS (base), tDS (base) and tIH (base), tDH (base) value to the
Δ
tIS,
Δ
tDS and
Δ
tIH,
Δ
tDH derating value
respectively.
Example: tDS (total setup time) = tDS (base) +
Δ
tDS.
Setup (tIS, tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF
(DC) and the first crossing of VIH (AC) min. Setup (tIS, tDS) nominal slew rate for a falling signal is defined as the
slew rate between the last crossing of VREF (DC) and the first crossing of VIL (AC) max. If the actual signal is
always earlier than the nominal slew rate line between shaded ‘VREF (DC) to AC region’, use nominal slew rate for
derating value (See the figure of Slew Rate Definition Nominal).
If the actual signal is later than the nominal slew rate line anywhere between shaded ‘VREF (DC) to AC region’, the
slew rate of a tangent line to the actual signal from the AC level to DC level is used for derating value (see the figure
of Slew Rate Definition Tangent).
Hold (tIH, tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of
VIL (DC) max. and the first crossing of VREF (DC). Hold (tIH, tDH) nominal slew rate for a falling signal is defined
as the slew rate between the last crossing of VIH (DC) min. and the first crossing of VREF (DC). If the actual signal
is always later than the nominal slew rate line between shaded ‘DC level to VREF (DC) region’, use nominal slew
rate for derating value (See the figure of Slew Rate Definition Nominal).
If the actual signal is earlier than the nominal slew rate line anywhere between shaded ‘DC to VREF (DC) region’,
the slew rate of a tangent line to the actual signal from the DC level to VREF (DC) level is used for derating value
(see the figure of Slew Rate Definition Tangent).
Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached
VIH/IL (AC) at the time of the rising clock transition) a valid input signal is still required to complete the transition and
reach VIH/IL (AC).
For slew rates in between the values listed in the tables below, the derating values may obtained by linear
interpolation.
These values are typically not subject to production test. They are verified by design and characterization.
[Derating Values of tDS/tDH with Differential DQS (DDR2-667, 800)]
DQS, /DQS differential slew rate
4.0 V/ns
3.0 V/ns
2.0 V/ns
1.8 V/ns
1.6 V/ns
1.4 V/ns
1.2 V/ns
1.0 V/ns
0.8 V/ns
Δ
tDS
Δ
tDH
Δ
tDS
Δ
tDH
Δ
tDS
Δ
tDH
Δ
tDS
Δ
tDH
Δ
tDS
Δ
tDH
Δ
tDS
Δ
tDH
Δ
tDS
Δ
tDH
Δ
tDS
Δ
tDH
Δ
tDS
Δ
tDH Unit
2.0
+100 +45 +100 +45 +100 +45
ps
1.5
+67 +21 +67 +21 +67 +21 +79 +33
ps
1.0
0
0
0
0
0
0
+12 +12 +24 +24
ps
0.9
5
14
5
14 +7
2
+19 +10 +31 +22
ps
0.8
13
31
1
19 +11
7
+23 +5
+35 +17
ps
0.7
10
42 +2
30 +14
18 +26
6
+38 +6
ps
0.6
10
59 +2
47 +14
35 +26
23 +38
11 ps
0.5
24
89
12
77 0
65 +12
53 ps
DQ
slew
rate
(V/ns)
0.4
52
140
40
128
28
116 ps
相關PDF資料 |
PDF描述 |
|---|---|
| EDE702 | Serial LCD Interface IC |
| EDI8808CB | HIGH SPEED, LOW POWER 64K MONOLITHIC SRAM |
| EDI8F32256C | HIGH SPEED EIGHT MEGABIT SRAM MODULE |
| EDI8L32512C | 512K X 32 CMOS HIGH SPEED STATIC RAM |
| EDL1216AASA | GT 3C 3#12 SKT RECP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EDE5116AJBG-LI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM WTR (Wide Temperature Range) |
| EDE5116AJSE | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5116AJSE-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5116AJSE-6ELI-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5116AJSE-8E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。