參數(shù)資料
型號(hào): EDE5104AESK-6E-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 512M bits DDR2 SDRAM
中文描述: 128M X 4 DDR DRAM, 0.45 ns, PBGA60
封裝: ROHS COMPLIANT, FBGA-60
文件頁(yè)數(shù): 30/66頁(yè)
文件大?。?/td> 697K
代理商: EDE5104AESK-6E-E
EDE5104ABSE, EDE5108ABSE, EDE5116ABSE
Data Sheet E0323E90 (Ver. 9.0)
30
Off-Chip Driver (OCD) Impedance Adjustment
DDR2 SDRAM supports driver calibration feature and the OCD Flow Chart is an example of sequence. Every
calibration mode command should be followed by “OCD calibration mode exit” before any other command being
issued. MRS should be set before entering OCD impedance adjustment and ODT (On Die Termination) should be
carefully controlled depending on system environment.
Test
Test
ALL OK
ALL OK
Need calibration
Need calibration
EMRS: OCD calibration mode exit
MRS should be set before entering OCD impedance adjustment and ODT should
be carefully controlled depending on system environment
EMRS: Drive(0)
DQ & DQS low ; /DQS high
EMRS: Drive(1)
DQ & DQS high ; /DQS low
EMRS: OCD calibration mode exit
EMRS: OCD calibration mode exit
EMRS :
Enter Adjust Mode
EMRS :
Enter Adjust Mode
BL=4 code input to all DQs
Inc, Dec, or NOP
EMRS: OCD calibration mode exit
BL=4 code input to all DQs
Inc, Dec, or NOP
EMRS: OCD calibration mode exit
EMRS: OCD calibration mode exit
Start
End
OCD Flow Chart
相關(guān)PDF資料
PDF描述
EDE5104GBSA-4A-E 512M bits DDR-II SDRAM
EDE5104AJSE EDE5104AJSE
EDE5108AJBG 512M bits DDR2 SDRAM
EDE5108AJBG-6E-E 512M bits DDR2 SDRAM
EDE5108AJBG-8E-E 512M bits DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDE5104AGSE 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AGSE_1 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AGSE-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AGSE-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AGSE-6C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM