參數(shù)資料
型號(hào)： EDD2504AKTA
廠商： Elpida Memory, Inc.
英文描述： 256M bits DDR SDRAM (64M words x 4 bits)
中文描述： 256M比特DDR SDRAM內(nèi)存（6400字× 4位）
文件頁(yè)數(shù)： 23/49頁(yè)
文件大?。?/td> 441K
代理商： EDD2504AKTA
EDD2504AKTA
Data Sheet E0457E10 (Ver. 1.0)
23
Read/Write Operations
Bank active
A read or a write operation begins with the bank active command [ACT]. The bank active command determines a
bank address and a row address. For the bank and the row, a read or a write command can be issued tRCD after
the ACT is issued.
Read operation
The burst length (BL), the /CAS latency (CL) and the burst type (BT) of the mode register are referred when a read
command is issued. The burst length (BL) determines the length of a sequential output data by the read command
that can be set to 2, 4, or 8. The starting address of the burst read is defined by the column address, the bank select
address which are loaded via the A0 to A12 and BA0, BA1 pins in the cycle when the read command is issued. The
data output timing are characterized by CL and tAC. The read burst start CL
tCK + tAC (ns) after the clock rising
edge where the read command are latched. The DDR SDRAM output the data strobe through DQS simultaneously
with data. tRPRE prior to the first rising edge of the data strobe, the DQS are driven Low from VTT level. This low
period of DQS is referred as read preamble. The burst data are output coincidentally at both the rising and falling
edge of the data strobe. The DQ pins become High-Z in the next cycle after the burst read operation completed.
tRPST from the last falling edge of the data strobe, the DQS pins become High-Z. This low period of DQS is
referred as read postamble.
out0 out1
out0 out1 out2 out3
out0 out1 out2 out3 out4 out5 out6 out7
CK
/CK
Address
DQS
DQ
BL = 2
BL = 4
BL = 8
Command
CL = 2
BL: Burst length
t1
t0
t5
t4
t6
t7
t8
t9
tRCD
tRPRE
tRPST
ACT
NOP
NOP
NOP
READ
Row
Column
Read Operation (Burst Length)
相關(guān)PDF資料
PDF描述
EDD2504AKTA-6B 256M bits DDR SDRAM (64M words x 4 bits)
EDD2504AKTA-7A 256M bits DDR SDRAM (64M words x 4 bits)
EDD2504AKTA-7B 256M bits DDR SDRAM (64M words x 4 bits)
EDD2504AKTA-7B-E 256M bits DDR SDRAM (64M words x 4 bits)
EDD2504AKTA-E 256M bits DDR SDRAM (64M words x 4 bits)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDD2504AKTA-6B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (64M words x 4 bits)
EDD2504AKTA-6B-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (64M words x 4 bits)
EDD2504AKTA-7A 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (64M words x 4 bits)
EDD2504AKTA-7A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (64M words x 4 bits)
EDD2504AKTA-7B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (64M words x 4 bits)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*