參數(shù)資料
型號: EDD1232AAFA-6B-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 128M bits DDR SDRAM (4M words x 32 bits)
中文描述: 4M X 32 DDR DRAM, 0.7 ns, PQFP100
封裝: ROHS COMPLIANT, PLASTIC, LQFP-100
文件頁數(shù): 39/50頁
文件大?。?/td> 621K
代理商: EDD1232AAFA-6B-E
EDD1232AABH
Data Sheet E0533E50 (Ver. 5.0)
39
Bank active command interval
Destination row of the consecutive ACT
command
Bank
address
Row address
State
Operation
Two successive ACT commands can be issued at tRC interval. In between two
successive ACT operations, precharge command should be executed.
Precharge the bank. tRP after the precharge command, the consecutive ACT
command can be issued.
1. Same
Any
ACTIVE
2. Different
Any
ACTIVE
IDLE
tRRD after an ACT command, the next ACT command can be issued.
CK
/CK
Command
BA
tRC
Address
ACTV
tRRD
Bank0
Active
Bank3
Active
Bank0
Precharge
Bank0
Active
PRE
ACT
ROW: 0
NOP
NOP
NOP
ACT
ROW: 1
ROW: 0
Bank Active to Bank Active
Mode register set to Bank-active command interval
The interval between setting the mode register and executing a bank-active command must be no less than tMRD.
CK
/CK
Command
Address
NOP
NOP
MRS
ACT
tMRD
Mode Register Set
Bank3
Active
CODE
BS and ROW
相關(guān)PDF資料
PDF描述
EDD1232AAFA-7A-E 128M bits DDR SDRAM (4M words x 32 bits)
EDD1232AABH-7A-E GT 3C 3#16S PIN PLUG
EDD1232ABBH 128M bits DDR SDRAM
EDD1232ABBH-5C-E 128M bits DDR SDRAM
EDD2504AKTA-6B-E 256M bits DDR SDRAM (64M words x 4 bits)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDD1232AAFA-7A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (4M words x 32 bits)
EDD1232ABBH 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM
EDD1232ABBH-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM
EDD1232ACBH 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM
EDD1232ACBH-5B-F 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM