參數(shù)資料
型號: EDD1232AAFA-6B-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 128M bits DDR SDRAM (4M words x 32 bits)
中文描述: 4M X 32 DDR DRAM, 0.7 ns, PQFP100
封裝: ROHS COMPLIANT, PLASTIC, LQFP-100
文件頁數(shù): 32/50頁
文件大?。?/td> 621K
代理商: EDD1232AAFA-6B-E
EDD1232AABH
Data Sheet E0533E50 (Ver. 5.0)
32
A Read command to the consecutive Write command interval with the BST command
Destination row of the consecutive write
command
Bank
address
Issue the BST command. tBSTW (
tBSTZ) after the BST command, the
consecutive write command can be issued.
Precharge the bank to interrupt the preceding read operation. tRP after the
precharge command, issue the ACT command. tRCDWR after the ACT command,
the consecutive write command can be issued. See ‘A read command to the
consecutive precharge interval’ section.
Issue the BST command. tBSTW (
tBSTZ) after the BST command, the
consecutive write command can be issued.
Precharge the bank independently of the preceding read operation. tRP after the
precharge command, issue the ACT command. tRCDWR after the ACT command,
the consecutive write command can be issued.
Row address State
Operation
1. Same
Same
ACTIVE
2. Same
Different
3. Different
Any
ACTIVE
IDLE
out0 out1
in0
in1
in2
in3
CK
/CK
DM
DQ
Command
t1
t0
t2
t3
t4
t5
t6
t7
t8
BL = 4
CL = 2
DQS
OUTPUT
INPUT
tBSTW (
tBSTZ)
High-Z
READ
WRIT
BST
NOP
NOP
tBSTZ (= CL)
READ to WRITE Command Interval
相關(guān)PDF資料
PDF描述
EDD1232AAFA-7A-E 128M bits DDR SDRAM (4M words x 32 bits)
EDD1232AABH-7A-E GT 3C 3#16S PIN PLUG
EDD1232ABBH 128M bits DDR SDRAM
EDD1232ABBH-5C-E 128M bits DDR SDRAM
EDD2504AKTA-6B-E 256M bits DDR SDRAM (64M words x 4 bits)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDD1232AAFA-7A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (4M words x 32 bits)
EDD1232ABBH 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM
EDD1232ABBH-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM
EDD1232ACBH 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM
EDD1232ACBH-5B-F 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM